Datasheet

OFFSET
LMP8601
LMP8601Q
+IN
V
S
OUT
-IN
GND
A1
A2
1
2
3
4
5
6
7
8
Level shift
+
-
Preamplifier
Gain = 10
+IN
-IN
Output Buffer
Gain = K2
A1 A2
OFFSET
100 k:
OUT
V
S
GND
8
1
3 4
5
7
2
6
LMP8601, LMP8601-Q1
SNOSAR2E –SEPTEMBER 2008–REVISED MARCH 2013 www.ti.com
DEVICE INFORMATION
Block Diagram
K2 = 2
Figure 1. Block Diagram
Connection Diagram
Top View
Figure 2. 8-Pin SOIC Package
see package number D0008A
Table 1. Pin Descriptions
Name Pin No. Description
GND 2 Power Supply Power Ground
V
S
6 Positive Supply Voltage
-IN 1 Inputs Negative Input
+IN 8 Positive Input
A1 3 Filter Network Preamplifier output
A2 4 Input from the external filter network and / or A1
OFFSET 7 Offset DC Offset for bidirectional signals
6 Submit Documentation Feedback Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: LMP8601 LMP8601-Q1