Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLinear ICsLinear IC - Op-amp Multi-purpose SOIC 8

4 5

N/C

OUT

N/C

LMP2011, LMP2012

www.ti.com

SNOSA71K –OCTOBER 2004–REVISED MARCH 2013

LMP2011 Single/LMP2012 Dual High Precision, Rail-to-Rail Output Operational Amplifier

Check for Samples: LMP2011, LMP2012

FEATURES

DESCRIPTION

The LMP201X series are the first members of TI's

(For V

= 5V, Typical Unless Otherwise Noted)

new LMP

precision amplifier family. The LMP201X

• Low Ensured V

Over Temperature 60 µV

series offers unprecedented accuracy and stability in

• Low Noise with No 1/f 35nV/√Hz

space-saving miniature packaging while also being

offered at an affordable price. This device utilizes

• High CMRR 130 dB

patented techniques to measure and continually

• High PSRR 120 dB

correct the input offset error voltage. The result is an

• High A

VOL

130 dB

amplifier which is ultra stable over time and

temperature. It has excellent CMRR and PSRR

• Wide Gain-Bandwidth Product 3MHz

ratings, and does not exhibit the familiar 1/f voltage

• High Slew Rate 4V/µs

and current noise increase that plagues traditional

• Low Supply Current 930µA

amplifiers. The combination of the LMP201X

characteristics makes it a good choice for transducer

• Rail-to-Rail Output 30mV

amplifiers, high gain configurations, ADC buffer

• No External Capacitors Required

amplifiers, DAC I-V conversion, and any other 2.7V-

5V application requiring precision and long term

APPLICATIONS

stability.

• Precision Instrumentation Amplifiers

Other useful benefits of the LMP201X are rail-to-rail

• Thermocouple Amplifiers

output, a low supply current of 930 µA, and wide

gain-bandwidth product of 3 MHz. These extremely

• Strain Gauge Bridge Amplifier

versatile features found in the LMP201X provide high

performance and ease of use.

Connection Diagram

Figure 1. 5-Pin SOT-23 Single Figure 2. 8-Pin Single SOIC Figure 3. 8-Pin Dual

(LMP2011) (LMP2011) SOIC/VSSOP (LMP2012)

Top View Top View Top View

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam

during storage or handling to prevent electrostatic damage to the MOS gates.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (25 pages)

PAGE 1
LMP2011, LMP2012 www.ti.
PAGE 2
LMP2011, LMP2012 SNOSA71K – OCTOBER 2004 – REVISED MARCH 2013 Absolute Maximum Ratings www.ti.com (1) (2) ESD Tolerance Human Body Model 2000V Machine Model 200V Supply Voltage 5.8V −0.3 ≤ VCM ≤ VCC +0.3V Common-Mode Input Voltage Lead Temperature (soldering 10 sec.) +300°C Differential Input Voltage ±Supply Voltage Current at Input Pin 30 mA Current at Output Pin 30 mA Current at Power Supply Pin 50 mA (1) (2) Absolute Maximum Ratings indicate limits beyond which damage may occur.
PAGE 3
LMP2011, LMP2012 www.ti.com SNOSA71K – OCTOBER 2004 – REVISED MARCH 2013 2.7V DC Electrical Characteristics (continued) Unless otherwise specified, all limits ensured for TJ = 25°C, V+ = 2.7V, V− = 0V, V CM = 1.35V, VO = 1.35V and RL > 1 MΩ. Boldface limits apply at the temperature extremes. Symbol VO Parameter Output Swing (LMP2011 only) Conditions RL = 10 kΩ to 1.35V VIN(diff) = ±0.5V Min (1) 2.665 2.655 Typ (2) 2.630 2.615 RL = 10 kΩ to 1.35V VIN(diff) = ±0.5V 2.64 2.63 2.615 2.
PAGE 4
LMP2011, LMP2012 SNOSA71K – OCTOBER 2004 – REVISED MARCH 2013 www.ti.com 5V DC Electrical Characteristics (continued) Unless otherwise specified, all limits ensured for TJ = 25°C, V+ = 5V, V− = 0V, V CM = 2.5V, VO = 2.5V and RL > 1MΩ. Boldface limits apply at the temperature extremes. Symbol TCVOS Parameter Conditions Min (1) Typ (2) Max (1) Units Input Offset Voltage 0.015 μV/°C Long-Term Offset Drift 0.006 μV/month Lifetime VOS Drift 2.
PAGE 5
LMP2011, LMP2012 www.ti.com SNOSA71K – OCTOBER 2004 – REVISED MARCH 2013 Typical Performance Characteristics TA=25C, VS= 5V unless otherwise specified. Supply Current vs. Supply Voltage Offset Voltage vs. Supply Voltage Figure 4. Figure 5. Offset Voltage vs. Common Mode Offset Voltage vs. Common Mode Figure 6. Figure 7. Voltage Noise vs. Frequency Input Bias Current vs.
PAGE 6
LMP2011, LMP2012 SNOSA71K – OCTOBER 2004 – REVISED MARCH 2013 www.ti.com Typical Performance Characteristics (continued) TA=25C, VS= 5V unless otherwise specified. PSRR vs. Frequency PSRR vs. Frequency 120 120 VS = 2.7V 100 80 VCM = 2.5V 100 80 NEGATIVE PSRR (dB) PSRR (dB) VS = 5V VCM = 1V 60 40 NEGATIVE 60 40 POSITIVE POSITIVE 20 20 0 0 10 100 1k 10k 100k 1M 10M 10 100 FREQUENCY (Hz) 6 1k 10k 100k 1M Figure 10. Figure 11. Output Sourcing @ 2.
PAGE 7
LMP2011, LMP2012 www.ti.com SNOSA71K – OCTOBER 2004 – REVISED MARCH 2013 Typical Performance Characteristics (continued) TA=25C, VS= 5V unless otherwise specified. Max Output Swing vs. Supply Voltage Max Output Swing vs. Supply Voltage Figure 16. Figure 17. Min Output Swing vs. Supply Voltage Min Output Swing vs. Supply Voltage Figure 18. Figure 19. CMRR vs. Frequency Open Loop Gain and Phase vs. Supply Voltage 100 140 150.0 VS = 5V VS = 5V 120 80 120.0 PHASE 80 60 90.0 60.
PAGE 8
LMP2011, LMP2012 SNOSA71K – OCTOBER 2004 – REVISED MARCH 2013 www.ti.com Typical Performance Characteristics (continued) TA=25C, VS= 5V unless otherwise specified. Open Loop Gain and Phase vs. RL @ 2.7V 100 Open Loop Gain and Phase vs. RL @ 5V 150.0 100 120.0 80 150.0 RL = >1M 80 120.0 PHASE PHASE 60.0 RL = >1M 40 30.0 20 VS = 5V VS = 2.7V 0.0 CL = < 20 pF RL = >1M & 2k 100k 10k 1k RL = 2k CL = < 20 pF 1M 100 100k 10k 1k FREQUENCY (Hz) Figure 23. Open Loop Gain and Phase vs.
PAGE 9
LMP2011, LMP2012 www.ti.com SNOSA71K – OCTOBER 2004 – REVISED MARCH 2013 Typical Performance Characteristics (continued) TA=25C, VS= 5V unless otherwise specified. THD+N vs. AMPL THD+N vs. Frequency 10 10 MEAS FREQ = 1 KHz MEAS BW = 22 KHz VOUT = 2 VPP MEAS BW = 500 kHz RL = 10k RL = 10k 1 AV = +10 1 THD+N (%) THD+N (%) AV = +10 VS = 2.7V 0.1 VS = 2.7V VS = 5V 0.1 VS = 5V VS = 5V VS = 2.7V 0.01 0.1 0.01 1 10 10 100 1k 10k OUTPUT VOLTAGE (VPP) FREQUENCY (Hz) Figure 28.
PAGE 10
LMP2011, LMP2012 SNOSA71K – OCTOBER 2004 – REVISED MARCH 2013 www.ti.com APPLICATION INFORMATION THE BENEFITS OF LMP201X NO 1/f NOISE Using patented methods, the LMP201X eliminates the 1/f noise present in other amplifiers. That noise, which increases as frequency decreases, is a major source of measurement error in all DC-coupled measurements. Low-frequency noise appears as a constantly-changing signal in series with any measurement being made.
PAGE 11
LMP2011, LMP2012 www.ti.com SNOSA71K – OCTOBER 2004 – REVISED MARCH 2013 MORE BENEFITS The LMP201X offers the benefits mentioned above and more. It has a rail-to-rail output and consumes only 950 µA of supply current while providing excellent DC and AC electrical performance. In DC performance, the LMP201X achieves 130 dB of CMRR, 120 dB of PSRR and 130 dB of open loop gain. In AC performance, the LMP201X provides 3 MHz of gain-bandwidth product and 4 V/µs of slew rate.
PAGE 12
LMP2011, LMP2012 SNOSA71K – OCTOBER 2004 – REVISED MARCH 2013 www.ti.com INPUT CURRENTS The LMP201X's input currents are different than standard bipolar or CMOS input currents in that it appears as a current flowing in one input and out the other. Under most operating conditions, these currents are in the picoamp level and will have little or no effect in most circuits. These currents tend to increase slightly when the common-mode voltage is near the minus supply. (See the typical curves.
PAGE 13
LMP2011, LMP2012 www.ti.com SNOSA71K – OCTOBER 2004 – REVISED MARCH 2013 Figure 35. Composite Amplifier Configuration Table 1. Composite Amplifier Measured Performance AV R1 (Ω) R2 (Ω) C2 (pF) BW (MHz) SR (V/μs) en p-p (mVPP) 50 200 10k 8 3.3 178 37 100 100 10k 10 2.5 174 70 100 1k 100k 0.67 3.1 170 70 500 200 100k 1.75 1.4 96 250 1000 100 100k 2.2 0.
PAGE 14
LMP2011, LMP2012 SNOSA71K – OCTOBER 2004 – REVISED MARCH 2013 www.ti.com It should be kept in mind that in order to minimize the output noise voltage for a given closed-loop gain setting, one could minimize the overall bandwidth. As can be seen from Equation 1 above, the output noise has a square-root relationship to the Bandwidth.
PAGE 15
LMP2011, LMP2012 www.ti.com SNOSA71K – OCTOBER 2004 – REVISED MARCH 2013 Figure 38.
PAGE 16
LMP2011, LMP2012 SNOSA71K – OCTOBER 2004 – REVISED MARCH 2013 www.ti.com REVISION HISTORY Changes from Revision J (March 2013) to Revision K • 16 Page Changed layout of National Data Sheet to TI format ..........................................................................................................
PAGE 17
PACKAGE OPTION ADDENDUM www.ti.
PAGE 18
PACKAGE OPTION ADDENDUM www.ti.com (4) 1-Nov-2013 There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
PAGE 19
PACKAGE MATERIALS INFORMATION www.ti.com 23-Sep-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant LMP2011MAX/NOPB SOIC D 8 2500 330.0 12.4 6.5 5.4 2.0 8.0 12.0 Q1 LMP2011MF SOT-23 DBV 5 1000 178.0 8.4 3.2 3.2 1.4 4.0 8.0 Q3 LMP2011MF/NOPB SOT-23 DBV 5 1000 178.0 8.4 3.2 3.2 1.4 4.0 8.
PAGE 20
PACKAGE MATERIALS INFORMATION www.ti.com 23-Sep-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) LMP2011MAX/NOPB SOIC D 8 2500 367.0 367.0 35.0 LMP2011MF SOT-23 DBV 5 1000 210.0 185.0 35.0 LMP2011MF/NOPB SOT-23 DBV 5 1000 210.0 185.0 35.0 LMP2011MFX/NOPB SOT-23 DBV 5 3000 210.0 185.0 35.0 LMP2012MAX/NOPB SOIC D 8 2500 367.0 367.0 35.0 LMP2012MM/NOPB VSSOP DGK 8 1000 210.0 185.0 35.
PAGE 21
PAGE 22
PAGE 23
PAGE 24
PAGE 25
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.