L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S LMK04816 Low-Noise Clock Jitter Cleaner with Dual Loop PLLs LMK04816 Evaluation Board Operating Instructions Texas Instruments June 2012 1 SNLU107
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Table of Contents TABLE OF CONTENTS.............................................................................................................................................. 2 GENERAL DESCRIPTION .......................................................................................................................................... 4 EVALUATION BOARD KIT CONTENTS ................................................
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S LMK04816B CLKout Phase Noise ........................................................................................................................40 LMK04816B OSCout Phase Noise .......................................................................................................................41 APPENDIX C: SCHEMATICS .............................................................................................
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S General Description The LMK04816 Evaluation Board simplifies evaluation of the LMK04816B Low-Noise Clock Jitter Cleaner with Dual Loop PLLs. Texas Instruments‟s CodeLoader software can be used to program the internal registers of the LMK04816B device through the MICROWIRETM interface. The CodeLoader software will run on a Windows 2000 or Windows XP PC and can be downloaded from http://www.ti.com/tool/codeloader/.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Quick Start Full evaluation board instructions are downloadable from the LMK04816B device product folder at www.ti.com. 1. Connect a power supply voltage of 5 V to the Vcc SMA connector. The onboard LP3878-ADJ LDO regulator will output a low-noise 3.3 V supply to operate the device. 2. Connect a reference clock from a signal source to the CLKin1 SMA port. Use 122.88 MHz for default.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Default CodeLoader Modes for Evaluation Boards CodeLoader saves the state of the selected LMK04816B device when exiting the software. To ensure a common starting point, the following modes listed in Table 3 may be restored by clicking “Mode” and selecting the appropriate device configuration, as shown in Figure 2 in the case of the LMK04816 device.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Example: Using CodeLoader to Program the LMK04816 The purpose of this section is to walk the user through using CodeLoader 4 to make some measurements with the LMK04816 device as an example. For more information on CodeLoader refer to Appendix A: CodeLoader Usage or the CodeLoader 4 instructions located at http://www.ti.com/tool/codeloader/.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S 3. Program/Load Device Assuming the Port Setup settings are correct, press the “Ctrl+L” shortcut or click “Keyboard Controls” “Load Device” from the menu to program the device to the current state of the newly loaded LMK04816 file.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S 5. Visual Confirmation of Frequency Lock After a default mode is restored and loaded, LED D5 should illuminate when PLL1 and PLL2 are locked to the reference clock applied to CLKin1. This assumes LD_MUX = PLL1/2 DLD and LD_TYPE = Active High, which are the default settings. 6.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Norm/Inv or Inv/Norm. 5. The phase noise may be measured with a spectrum analyzer or signal source analyzer. See Appendix B: Typical Phase Noise Performance Plots for phase noise plots of the clock outputs. National‟s Clock Design Tool can be used to calculate divider values to achieve desired clock output frequencies. See: http://www.ti.com/tool/codeloader/.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S PLL Loop Filters and Loop Parameters In jitter cleaning applications that use a cascaded or dual PLL architecture, the first PLL‟s purpose is to substitute the phase noise of a low-noise oscillator (VCXO or crystal resonator) for the phase noise of a “dirty” reference clock. The first PLL is typically configured with a narrow loop bandwidth in order to minimize the impact of the reference clock phase noise.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S PLL2 Loop Filter Table 5: PLL2 Loop Filter Parameters for LMK04816B C1_A2 C2_A2 C3 (internal) C4 (internal) R2_A2 R3 (internal) R4 (internal) Charge Pump Current, K Phase Detector Frequency Frequency Kvco N Phase Margin Loop Bandwidth LMK04816B 0.047 3.9 0 0 0.62 0.2 0.2 nF nF nF nF kΩ kΩ kΩ 3.2 mA 122.88 MHz 2457.6 18.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Evaluation Board Inputs and Outputs The following table contains descriptions of the inputs and outputs for the evaluation board. Unless otherwise noted, the connectors described can be assumed to be populated by default. Additionally, some applicable CodeLoader programming controls are noted for convenience. Refer to the LMK04816 Family Datasheet for complete register programming information.
L M K 0 4 8 1 6 Connector Name E V A L U A T I O N B O A R D Signal Type, Input/Output O P E R A T I N G I N S T R U C T I O N S Description Buffered output of OSCin port. The output terminations on the evaluation board are shown below, the output type selected by default in CodeLoader is indicated by an asterisk (*): Default Board OSC output pair Termination OSCout0 LVDS* / LVCMOS Populated: OSCout0, OSCout0*, Analog, Output Only OSCout0 has a programmable LVDS, LVPECL, or LVCMOS output buffer.
L M K 0 4 8 1 6 Connector Name Populated: VccVCXO/Aux E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Signal Type, Input/Output Description Power, Input Optional Vcc input to power the VCXO circuit if separated voltage rails are needed. The VccVCXO/Aux input can power these circuits directly or supply the on-board LDO regulators. 0 Ω resistor options provide flexibility to route power.
L M K 0 4 8 1 6 Connector Name E V A L U A T I O N B O A R D Signal Type, Input/Output O P E R A T I N G I N S T R U C T I O N S Description Reference Clock Inputs for PLL1 (CLKin0, 1, 2). CLKin1 can alternatively be used as an External Feedback Clock Input (FBCLKin) in 0-delay mode or an RF Input (Fin) in External VCO mode. Reference Clock Inputs for PLL1 (CLKin0, 1, 2) FBCLKin/CLKin1* is configured by default for a single-ended reference clock input from a 50-ohm source.
L M K 0 4 8 1 6 Connector Name E V A L U A T I O N B O A R D Signal Type, Input/Output O P E R A T I N G I N S T R U C T I O N S Description Feedback VCXO clock input to PLL1 and Reference clock input to PLL2. By default, these SMAs are not connected to the traces going to the OSCin/OSCin* pins of the LMK04816B. Instead, the single-ended output of the onboard VCXO (U2) drives the OSCin* input of the device and the OSCin input of the device is connected to GND with 0.1 uF.
L M K 0 4 8 1 6 Connector Name E V A L U A T I O N B O A R D Signal Type, Input/Output O P E R A T I N G I N S T R U C T I O N S Description Programmable status output pin. By default, set to output the digital lock detect status signal for PLL1 and PLL2 combined. In the default CodeLoader modes, LED D5 will illuminate green when PLL lock is detected by the LMK04816B (output is high) and turn off when lock is lost (output is low).
L M K 0 4 8 1 6 Connector Name E V A L U A T I O N B O A R D Signal Type, Input/Output O P E R A T I N G I N S T R U C T I O N S Description Programmable status I/O pins. By default, set as input pins for controlling input clock switching of CLKin0 and CLKin1. These inputs will not be functional because CLKin_Select_MODE is set to 0 (CLKin0 Manual) by default in the Bits/Pins tab in CodeLoader.
L M K 0 4 8 1 6 Connector Name E V A L U A T I O N B O A R D Signal Type, Input/Output O P E R A T I N G I N S T R U C T I O N S Description Programmable status I/O pin. By default, set as an input pin for synchronize the clock outputs with a fixed and known phase relationship between each clock output selected for SYNC. A SYNC event also causes the digital delay values to take effect.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Recommended Test Equipment Power Supply The Power Supply should be a low noise power supply, particularly when the devices on the board are being directly powered (onboard LDO regulators bypassed). Phase Noise / Spectrum Analyzer To measure phase noise and RMS jitter, an Agilent E5052 Signal Source Analyzer is recommended.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Programming 0-Delay Mode in CodeLoader Overview When enabling the 0-Delay mode the feedback path of the VCO is altered to include a clock output. See the datasheet for more details on 0-Delay functionality. The current version of the CodeLoader software does not include this extra divider in the frequency calculations when in holdover mode.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S by the reference input of PLL2 now. The PLL2 reference frequency will remain at the VCXO frequency. When the PLL1 VCXO frequency is different from the PLL2 reference frequency, a warning will be displayed on the clock outputs tab informing the user that PLL1 VCO and PLL2 reference frequency are mismatched and the one or more of the PLLs are out of lock.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Single Loop 0-Delay Mode Examples In Single Loop 0-Delay Mode, MODE = 8, the feedback from the VCO of PLL2 to the PLL2_P/PLL2 N divider is broken and a fed back clock output will drive the PLL2 N divider directly. This permits phase alignment between the clock output and the OSCin input (0-Delay). As such, the PLL2_N, PLL2_R, and PLL2_N_CAL divide values may need to be adjusted to permit the LMK04816 to lock.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Case 4 shows 0-Delay mode with CLKout divider not equal to the PLL2_P value; however the CLKout frequency will be less than the current phase detector frequency. This requires PLL2_R to be increased from a value of 1 to 2 to reduce the PLL2 phase detector frequency from 122.88 MHz to 61.44 MHz. Now the adjusted VCO frequency can be programmed to allow PLL2 to lock.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Appendix A: CodeLoader Usage Code Loader is used to program the evaluation board with either an LPT port using the included CodeLoader cable or with a USB port using the optional USB-to-uWire cable available from http://store.ti.com/. The part number is USB2UWIRE-IFACE.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Clock Outputs Tab Figure 9: Clock Outputs tab The Clock Outputs tab allows the user to control the output channel blocks, including: Clock Group Source from either VCO or OSCin (via OSC Mux1 and OSC Mux2) Channel Powerdown (affects digital and analog delay, clock divider, and buffer blocks) Digital Delay value and Half Step Clock Divide value Analog Delay value and Delay bypass/enable (per output) Clock Output for
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Clicking on the cyan-colored PLL2 block that contains R, PDF and N values will bring the PLL2 tab into focus where these values may be modified, if needed. Clicking on the values in the box containing the Internal Loop Filter component (R3, C3, R4, C4) allow one to step through the possible values. Left click to increase the component value, and right click to decrease the value.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S PLL1 Tab Figure 11: PLL1 tab The PLL1 tab allows the user to change the following parameters in Table 8. Table 8: Registers Controls and Descriptions in PLL1 tab Control Name Reference Oscillator Frequency (MHz) Phase Detector Frequency (MHz) Register Name n/a VCO Frequency (MHz) n/a R Counter PLL1_R Description CLKin frequency of the selected reference clock. PLL1 Phase Detector Frequency (PDF).
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D N Counter Phase Detector Polarity PLL1_N PLL1_CP_POL Charge Pump Gain PLL1_CP_GAIN Charge Pump State PLL1_CP_TRI O P E R A T I N G I N S T R U C T I O N S PLL1 N Counter value (1 to 16383). PLL1 Phase Detector Polarity. Click on the polarity sign to toggle polarity “+” or “–”. PLL1 Charge Pump Gain. Left-click/right-click to increase/decrease charge pump gain (100, 200, 400, 1600 uA). PLL1 Charge Pump State.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S PLL2 Tab Figure 12: PLL2 tab The PLL2 tab allows the user to change the following parameters in Table 9.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D Phase Detector Polarity PLL2_CP_POL Charge Pump Gain PLL2_CP_GAIN Charge Pump State PLL2_CP_TRI O P E R A T I N G I N S T R U C T I O N S PLL2 Phase Detector Polarity. Click on the polarity sign to toggle polarity “+” or “–”. PLL2 Charge Pump Gain. Left-click/right-click to increase/decrease charge pump gain (100, 400, 1600, 3200 uA). PLL2 Charge Pump State. Click to toggle between Active and Tri-State.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Table 10: Register Controls and Descriptions on Bits/Pins tab Group Register Name RESET POWERDOWN MODE Mode Control PD_OSCin FEEDBACK_MUX OSCin_FREQ VCO_MUX uWire_LOCK CLKin_Select_MODE EN_CLKin1 CLKin EN_CLKin0 EN_CLKin2 CLKinX_BUF_TYPE EN_LOS LOS_TIMEOUT IO Control Crystal EN_PLL2_XTAL XTAL_LVL LD_MUX LD_TYPE HOLDOVER_MUX Description Resets the device to default register values.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S DAC/Holdover IO Control – Sync HOLDOVER_TYPE Status_CLKin0 _MUX Status_CLKin0_TYPE Status_CLKin1_MUX Status_CLKin1_TYPE CLKin_Sel_INV Sets I/O pin type on the Status_Holdover pin. Sets the selected signal on the Status_CLKin0 pin. Sets I/O pin type on the Status_CLKin0 pin. Sets the selected signal on the Status_CLKin1 pin. Sets I/O pin type on the Status_CLKin1 pin.
L M K 0 4 8 1 6 E V A L U A T I O N HOLD_DLD_CNT DAC_CLK_DIV EN_MAN_DAC MAN_DAC DAC_LOW_TRIP DAC_HIGH_TRIP PLL1_WND_SIZE PLL1 PLL1_DLD_CNT CLKinX_PreR_DIV PLL1_N_DLY B O A R D O P E R A T I N G I N S T R U C T I O N S In HOLDOVER mode, wait for this many clocks of PLL1 PDF within the tolerances of PLL1_WND _SIZE before exiting holdover mode. DAC update clock is the PLL1 phase detector divided by this divisor. For proper operation, DAC update clock rate should be <= 100 kHz.
L M K 0 4 8 1 6 E V A L U A T I O N PLL1_R_DLY PLL2_WND_SIZE PLL2_DLD_CNT PLL2 EN_PLL2_REF_2X PLL2_N_CAL PLL2_R3_LF PLL2_R4_LF PLL2_C3_LF PLL2_C4_LF PLL2_FAST_PDF Program Pins SYNC Status_CLKin0 Status_CLKin1 B O A R D O P E R A T I N G I N S T R U C T I O N S R delay causes clock outputs to lag clock input when in a 0-delay mode. Increasing the R delay value increases the output phase lag relative to the input.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Registers Tab Figure 14: Registers Tab The Registers tab shows the value of each register. This is convenient for programming the device to the desired settings, then exporting to a text file the register values in hexadecimal for use in your own application. By clicking in the “bit field” it is possible to manually change the value of registers by typing „1‟ and „0.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Appendix B: Typical Phase Noise Performance Plots PLL1 The LMK04816B‟s dual PLL architecture achieves ultra low jitter and phase noise by allowing the external VCXO or Crystal‟s phase noise to dominate the final output phase noise at low offset frequencies and the internal VCO‟s phase noise to dominate the final output phase noise at high offset frequencies.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Phase Noise (dBc/Hz) VCXO Phase Noise -50 -60 -70 -80 -90 -100 -110 -120 -130 -140 -150 -160 -170 CVHD-950-122.88 10 100 1000 10000 100000 1000000 10000000 1E+08 Offset (Hz) Figure 15: Crystek CVHD-950-122.88 MHz VCXO Phase Noise at 122.88 MHz Table 12: VCXO Phase Noise at 122.88 MHz (dBc/Hz) Phase Offset Noise 10 Hz -76.6 100 Hz -108.9 1 kHz -137.4 10 kHz -153.3 100 kHz -162.0 1 MHz -165.7 10 MHz -168.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Clock Outputs (CLKout) The LMK04816 Family features programmable LVDS, LVPECL, and LVCMOS buffer modes for the CLKoutX and OSCout0 output pairs. Included below are various phase noise measurements for each output format. LMK04816B CLKout Phase Noise -80 -90 Phase Noise (dBc/Hz) -100 -110 1228.8 MHz LVDS 1228.8 MHz LVPECL16 -120 491.52 MHz LVDS 491.52 MHz LVPECL16 -130 245.76 MHz LVDS 245.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S For the LMK04816B, the internal VCO frequency is 2457.60 MHz. The divide-by-10 CLKout frequency is 245.76 MHz, and the divide-by-20 CLKout frequency is 122.88 MHz. Table 15: LMK04816B Phase Noise and RMS Jitter for Different CLKout Output Formats and Frequencies 245.76 245.76 245.76 122.88 122.88 122.88 Offset LVDS LVCMOS LVPECL LVDS LVCMOS LVPECL 100 Hz -105.8 -104.5 -106.5 -108.6 -113.0 -111.4 1 kHz -124.7 -124.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Table 16: LMK04816B OSCout Phase Noise and RMS Jitter (fs) OSCout0 OSCin thru Offset LVPECL CLKout -110.3 -110.0 100 Hz -136.9 -138.9 1 kHz -151.1 -150.0 10 kHz -154.3 -154.6 100 kHz -158.9 -156.6 800 kHz -159.2 -156.6 1 MHz -159.4 -156.8 10 MHz -157.6 -156.9 20 MHz RMS Jitter (fs) 138.4 120.0 10 kHz to 20 MHz RMS Jitter (fs) 143.7 126.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Appendix C: Schematics Power Supplies 1 Vcc Vcc 2 Direct Power VccTP TESTPOINT J1 1 2 C310 10µF R330 DNP 1000 LDO Power Options C317 10µF 3 OUT DNP TAB ADJ 4 R338 240 R336 DNPC316 0.1µF C326 0.1µF C322 0.1µF DNPC320 0.1µF C323 0.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S LMK04816B Device with Loop Filter and Crystal Circuits 1 2 3 4 5 6 Crystal-mode Loop Filter OSCin* CLKout2 OSCin C27 Vcc10_CLKout_CG3 uWire_DATA 45 uWire_CLK 44 uWire_LE 43 uWire_DATA uWire_CLK R306 DNP 0 Vcc9_PLL2 42 41 Vcc8_PDCP2 40 OSCout0_N 39 OSCout0_P 38 OSCin_N 36 OSCin_P 35 R62 4.7k D1 SMV1249-074LF Vtune_XTAL DNPC33 0.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Reference Inputs (CLKin0, CLKin1, & CLKin2), External VCXO (OSCin) & VCO Circuits 1 2 OSCin VCXO VCC_VCXO_TP Vcc_VCXO OSCin R23 DNP 0 DNP SMA R18 FB 1000 ohm 600 mA C11 10µF A 3 4 CLKin0* C1 C9 82pF 0 3 2 C368 100pF GND_VCXO R21 1 CLKin0 C5 SMA 0 GND_VCXO Vtune 2 NC 3 Vs RF* GND RF 6 0 Vcc_VCO R22 0 Vcc_VCO_OpAmp Vcc_VCO_LDO R300 DNP 0 C302 0.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Clock Outputs (OSCout0, CLKout0 to CLKout3) 1 2 3 4 OSCout0 5 6 Default: LVDS, AC coupled VccCLKoutPlane R88 DNP 120 R89 DNP 82 R90 DNP 51 OSCout0 C44 A OSCout0_1_P OSCout0_P R91 0.1µF DNP 62 R231 240 GND R93 DNP 62 0.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Clock Outputs (CLKout4 to CLKout7) 1 2 3 CLKout4 A 4 CLKout5 Default: LVDS or LVCMOS, AC coupled VccCLKoutPlane R143 DNP 120 R144 DNP 82 C59 R141 DNP 51 R150 DNP 62 0.1µF R145 DNP 120 CLKout6_P 33 R156 DNP 240 R157 DNP 51 R234 CLKout6_N 33 0.1µF 0.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Clock Outputs (CLKout8 to CLKout11) 1 2 3 CLKout8 A 4 5 CLKout9 Default: LVDS or LVCMOS, AC coupled VccCLKoutPlane R185 DNP 120 Default: LVDS or LVCMOS, AC coupled A VccCLKoutPlane R186 DNP 82 R187 DNP 51 R188 DNP 120 CLKout8 C71 CLKout8_1_P CLKout8_P R191 DNP 240 6 R193 DNP 62 0.1µF R189 DNP 82 C72 R195 R192 DNP 240 R194 DNP 62 GND R198 DNP 62 0.1µF 0.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S uWire Header, Logic I/O Ports and Status LEDs 1 2 3 4 CLKin Select CLKin1_SEL 2 1 142-0711-201 DNP CLKin0_SEL 2 A DNP TESTPOINT CLKuWire_TP R79 DNP 270 D2 D3 Red Red TESTPOINT R313 27k R317 TESTPOINT 15k R318 uWire_CLKin1_SEL TESTPOINT 15k DATAuWire_TP 15k R316 27k B TESTPOINT LEuWire_TP R321 uWire_LE 15k DNPC308 100pF Status_CLKin1 R322 27k Status_CLKin0 SYNC Level Translation C uW
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S USB Interface 1 2 3 4 5 6 A A VccAuxPlane R400 U_VCC3V3 0 USB_ID USB_SHIELD_GND U_VCC3V3 U_VCC3V3 R401 DNP 10k J400 0.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Appendix D: Bill of Materials Table 17: Bill of Materials for LMK04816 Evaluation Boards Item Designator Description Manufacturer PartNumber Quantity 1 2 B2 C1, C5, C13, C20, C22, C25, C300, R3, R11, R12, R19, R21, R22, R29, R30, R37, R46, R55, R73, R74, R82, R84, R229, R304, R327, R329, R333, R337, R340, R346, R347, R349, R353, R354, R358, R361, R364, R365, R368, R371, R373, R375, R400, R402 ADT2-1T Balun RES
L M K 0 4 8 1 6 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S C2, C12, C41, C302, C330, C346 C2pB2 C2_A1 C2_A2 C4, C69, C314, C322, C326, C367, C400, C401, C402, C409, C412, C414 CAP, CERM, 0.1uF, 16V, +/-10%, X7R, 0603 Kemet C0603C104K4RACTU 6 CAP, CERM, 0.12uF, 50V, +/-10%, X7R, 0805 CAP, CERM, 0.68µF, 10V, +/-10%, X5R, 0603 CAP, CERM, 3900pF, 50V, +/-10%, X7R, 0603 CAP, CERM, 0.
L M K 0 4 8 1 6 29 30 Cb1_B1 CLKin0, CLKin0*, CLKin2, CLKin2*, CLKout0, CLKout0*, CLKout2, CLKout2*, CLKout4, CLKout4*, CLKout6, CLKout6*, CLKout8, CLKout8*, CLKout10, CLKout10*, FBCLKin*/CLKin1*, OSCout0, OSCout0* 31 32 33 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S CAP, CERM, 0.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S 44 R35, R38, R41, R43, R44, R61, R102, R117, R124, R138, R142, R158, R164, R182, R190, R206, R212, R228 RES, 51 ohm, 5%, 0.1W, 0603 Vishay-Dale CRCW060351R0JNEA 18 45 46 R62, R67 R80, R81, R312, R315, R317, R318, R321, R324 RES, 4.7k ohm, 5%, 0.1W, 0603 RES, 15k ohm, 5%, 0.
L M K 0 4 8 1 6 63 U302 64 U303, U305 65 66 uWire Vcc 67 VccVCO/Aux, VccVCXO/Aux E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Micropower 800mA Low Noise 'Ceramic Stable' Adjustable Voltage Regulator for 1V to 5V Applications Ultra Low Noise, 150mA Linear Regulator for RF/Analog Circuits Requires No Bypass Capacitor Low Profile Vertical Header 2x5 0.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Appendix E: PCB Layers Stackup 6-layer PCB Stackup includes: Top Layer for high-priority high-frequency signals (2 oz.) RO4003 Dielectric, 16 mils RF Ground plane (1 oz.) FR4, 4 mils Power plane #1 (1 oz.) FR4, 12.6 mils Ground plane (1 oz.) FR4, 8 mils Power Plane #2 (1 oz.) FR4, 12 mils Bottom Layer copper clad for thermal relief (2 oz.) Top Layer [LMK04816ENG.GTL] RO4003 (Er = 3.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Appendix F: PCB Layout Layer #1 – Top 57 SNLU107
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Layer #2 – RF Ground Plane (Inverted) 58 SNLU107
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Layer #3 – Vcc Planes 59 SNLU107
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Layer #4 – Ground Plane (Inverted) 60 SNLU107
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Layer # 5 – Vcc Planes 2 61 SNLU107
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Layer #6 – Bottom 62 SNLU107
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Layers #1 and 6 – Top and Bottom (Composite) 63 SNLU107
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S 64 SNLU107
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Appendix G: Properly Configuring LPT Port When trying to solve any communications issue, it is most convenient to verify communication by programming the POWERDOWN bit to confirm normal or low supply current consumption of the evaluation board. LPT Driver Loading The parallel port must be configured for proper operation. To confirm that the LPT port driver is successfully loading click “LPT/USB” “Check LPT.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Figure 19: Selecting the LPT Port Address Correct LPT Mode If communications are not working, then it is possible the LPT port mode is set improperly. It is recommended to use the simple, Output-only mode of the LPT port. This can be set in the BIOS of the computer. Common terms for this desired parallel port mode are “Normal,” “Output,” or “AT.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Appendix H: Troubleshooting Information If the evaluation board is not behaving as expected, the most likely issues are… 1) Board communication issue 2) Incorrect Programming of the device 3) Setup Error Refer to this checklist for a practical guide on identifying/exposing possible issues. 1) Confirm Communications Refer to Appendix G: Properly Configuring LPT Port to troubleshoot this item.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S 3) Confirm PLL2 operation/locking 1) Program LD_MUX = “PLL2_R/2” 2) Confirm that LD pin output is half the expected phase detector frequency of PLL2. i. If not, examine PLL2_R programming. ii. If not, examine physical OSCin input. 3) Program LD_MUX = “PLL2_N/2” 4) Confirm that LD pin output is half the expected phase detector frequency of PLL2. i. If not, confirm OSCin_FREQ is programmed to OSCin frequency. ii.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S EVALUATION BOARD/KIT/MODULE (EVM) ADDITIONAL TERMS Texas Instruments (TI) provides the enclosed Evaluation Board/Kit/Module (EVM) under the following conditions: The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies TI from all claims arising from the handling or use of the goods.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S is strictly prohibited and unauthorized by Texas Instruments unless user has obtained appropriate experimental/development licenses from local regulatory authorities, which is responsibility of user including its acceptable authorization. For EVMs annotated as FCC – FEDERAL COMMUNICATIONS COMMISSION Part 15 Compliant Caution This device complies with part 15 of the FCC Rules.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S This device complies with Industry Canada licence-exempt RSS standard(s). Operation is subject to the following two conditions: (1) this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S (2) Use this product only after you obtained the license of Test Radio Station as provided in Radio Law of Japan with respect to this product, or (3) Use of this product only after you obtained the Technical Regulations Conformity Certification as provided in Radio Law of Japan with respect to this product. Also, please do not transfer this product, unless you give the same notice above to the transferee.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D 73 O P E R A T I N G I N S T R U C T I O N S SNLU107
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S EVALUATION BOARD/KIT/MODULE (EVM) WARNINGS, RESTRICTIONS AND DISCLAIMERS For Feasibility Evaluation Only, in Laboratory/Development Environments. Unless otherwise indicated, this EVM is not a finished electrical equipment and not intended for consumer use.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S Safety-Critical or Life-Critical Applications.
L M K 0 4 8 1 6 E V A L U A T I O N B O A R D Data Converters Automotive DSP Broadband Interface Digital Control Logic Military Power Mgmt Optical Networking Microcontrollers Security RFID Telephony Low Power Video & Imaging Wireless O P E R A T I N G I N S T R U C T I O N S dataconverter.ti.com www.ti.com/automotive dsp.ti.com www.ti.com/broadband interface.ti.com www.ti.com/digitalcontrol logic.ti.com www.ti.com/military power.ti.com www.ti.com/opticalnetwork microcontroller.ti.com www.ti.
