Datasheet

LMH6703
SNOSAF2D –FEBRUARY 2005–REVISED MARCH 2013 www.ti.com
Electrical Characteristics
(1)
(continued)
Unless otherwise specified, all limits specified for T
J
= 25°C, A
V
= +2, V
S
= ±5V, R
L
= 100Ω, R
F
= 560Ω, SD = Floating.
Boldface limits apply at the temperature extremes.
Symbol Parameter Conditions Min
(2)
Typ
(3)
Max
(2)
Units
V
O
Output Voltage Range R
L
= ∞ ±3.3 ±3.45
V
R
L
= 100Ω ±3.2 ±3.4
±3.14
PSRR Power Supply Rejection Ratio V
S
= ± 4.0V to ±6.0V 48 52
dB
46
CMRR Common Mode Rejection Ratio V
CM
= −1.0V to +1.0V 45 47
dB
44
I
S
Supply Current (Enabled) SD = 2V, R
L
= ∞ 11 12.5
mA
15.0
Supply Current (Disabled) SD = 0.8V, R
L
= ∞ 0.2 0.900
mA
0.935
Miscellaneous Performance
R
IN+
Non-Inverting Input Resistance 1 MΩ
R
IN−
Inverting Input Resistance Output Impedance of Input Buffer 30 Ω
C
IN
Non-Inverting Input Capacitance 0.8 pF
R
O
Output Resistance Closed Loop 0.05 Ω
CMVR Input Common Mode Voltage Range CMRR ≥ 40 dB ±1.9 V
I
O
Linear Output Current V
IN
= 0V, V
OUT
≤ ±80 mV ±55 ±90 mA
Enable/Disable Performance (Disabled Low)
T
ON
Enable Time 10 ns
T
OFF
Disable Time 10 ns
Output Glitch 50 mV
PP
V
IH
Enable Voltage SD ≥ V
IH
2.0 V
V
IL
Disable Voltage SD ≤ V
IL
0.8 V
I
IH
Disable Pin Bias Current, High SD = V
+(7)
−7 ±70 µA
I
IL
Disable Pin Bias Current, Low SD = 0V
(7)
−50 −240 −400 µA
I
OZ
Disabled Output Leakage Current V
OUT
= ±1.8V 0.07 ±25
µA
±40
(7) Negative input current implies current flowing out of the device.
4 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LMH6703