Datasheet

SCLK
SCSb
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
R/Wb A3 A2 A1 A00 0 0
D7 D6 D5 D4 D3 D2 D1 D0C7 C6 C5 C4 C3 C2 C1 C0
Reserved (3-bits)
(MSB) (LSB)
COMMAND FIELD DATA FIELD
Address (4-bits)
Write DATA
SDI
SDO
Hi-Z
D7 D6 D5 D4 D3 D2 D1 D0
(MSB) (LSB)
Data (8-bits)
Read DATA
Single Access Cycle
LMH6521
www.ti.com
SNOSB47D MAY 2011REVISED MARCH 2013
Figure 35. Serial Interface Protocol (SPI compatible)
R/Wb Read / Write bit. A value of 1 indicates a read operation, while a
value of 0 indicates a write operation.
Reserved Not used. Must be set to 0.
ADDR: Address of register to be read or written.
DATA In a write operation the value of this field will be written to the
addressed register when the chip select pin is deasserted. In a read
operation this field is ignored.
Table 1. Serial Word Format for LMH6521
C7 C6 C5 C4 C3 C2 C1 C0
0= write 0 0 0 0 0 0 0=Ch A
1=read 1=Ch B
Table 2. Serial Word Format for LMH6521 (cont)
Enable Gb5 Gb4 Gb3 Gb2 Gb1 Gb0 RES
0=Off 1=+16dB 1=+8dB 1=+4dB 1=+2dB 1=+1dB 1=+0.5dB 0
1=On
Copyright © 2011–2013, Texas Instruments Incorporated Submit Documentation Feedback 17
Product Folder Links: LMH6521