Datasheet

LMH6502
SNOSA65D –OCTOBER 2003–REVISED MARCH 2013 www.ti.com
Electrical Characteristics
(1)
(continued)
Unless otherwise specified, all limits specified for T
J
= 25°C, V
S
= ±5V, A
V(MAX)
= 10, V
CM
= 0V, R
F
= 1kΩ, R
G
= 174Ω, V
IN_DIFF
= ±0.1V, R
L
= 100Ω, V
G
= +2V. Boldface limits apply at the temperature extremes.
Symbol Parameter Conditions Min
(2)
Typ
(2)
Max
(2)
Units
DP Differential Phase f = 4.43MHz, R
L
= 150Ω, Neg. 0.10 deg
Sync
DC & Miscellaneous Performance
GACCU Gain Accuracy (See Application V
G
= 2.0V 0.0 +0.6
dB
Information)
1V < V
G
< 2V +0.6/−0.3 +3.1/−3.6
G Match Gain Matching (See Application V
G
= 2.0V – ±0.6
dB
Information)
1 < V
G
< 2V – +2.8/−3.9
K Gain Multiplier (See Application 1.61 1.72 1.84
V/V
Information) 1.58 1.91
V
CM
Input Voltage Range Pin 3 & 6 Common Mode, ±2.0 ±2.2 V
|CMRR| > 55dB
(5)
±1.70
V
IN_DIFF
Differential Input Voltage Between pins 3 & 6 ±0.3 ±0.39
V
±0.12
I
RG_MAX
R
G
Current Pins 4 & 5 ±1.70 ±2.22 mA
±1.56
I
BIAS
Bias Current Pins 3 & 6
(6)
9 18
20
µA
Pins 3 & 6
(6)
, 2.5 5
V
S
= ±2.5V 6
TC I
BIAS
Bias Current Drift Pin 3 & 6
(7)
100 nA/°C
I
OFF
Offset Current Pin 3 & 6 0.01 2.0
µA
3.6
TC I
OFF
Offset Current Drift See
(7)
5 nA/°C
R
IN
Input Resistance Pin 3 & 6 750 kΩ
C
IN
Input Capacitance Pin 3 & 6 5 pF
I
VG
V
G
Bias Current Pin 2, V
G
= 0V
(6)
−300 µA
TC I
VG
V
G
Bias Drift Pin 2
(7)
20 nA/°C
R
VG
V
G
Input Resistance Pin 2 10 kΩ
C
VG
V
G
Input Capacitance Pin 2 1.3 pF
V
OUT
Output Voltage Range R
L
= 100Ω ±3.00 ±3.20
±2.95
V
R
L
= Open ±3.95 ±4.00
±3.82
R
OUT
Output Impedance DC 0.1 Ω
I
OUT
Output Current V
OUT
= ±4V from Rails ±80 ±90 mA
±75
V
O OFFSET
Output Offset Voltage 0V < V
G
< 2V ±80 ±300 mV
±380
+PSRR +Power Supply Rejection Ratio
(8)
Input Referred, 1V change, −69 −47 dB
V
G
= 2.2V −45
−PSRR −Power Supply Rejection Ratio
(8)
Input Referred, 1V change, −58 −41
dB
V
G
= 2.2V −40
CMRR Common Mode Rejection Ratio
(5)
Input Referred,V
G
= 2V −72 dB
−1.8V < V
CM
< 1.8V
I
S
Supply Current No Load 27 38
41
mA
V
S
= ±2.5V, R
L
= Open 9.3 16
19
(5) CMRR definition: [|ΔV
OUT
/ΔV
CM
| / A
V
] with 0.1V differential input voltage.
(6) Positive current corresponds to current flowing in the device.
(7) Drift determined by dividing the change in parameter distribution average at temperature extremes by the total temperature change.
(8) +PSRR definition: [|ΔV
OUT
/ΔV
+
| / A
V
], −PSRR definition: [|ΔV
OUT
/ΔV
−
| / A
V
] with 0.1V differential input voltage.
4 Submit Documentation Feedback Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: LMH6502