Datasheet

LMH1982
SNLS289C –APRIL 2008–REVISED MARCH 2013 www.ti.com
Table 1. Input Reference and Output Timing Parameters
(1)(2)
(continued)
INPUT TIMING PARAMETERS
(1)
OUTPUT TIMING PARAMETERS
(2)
PLL 1 Phase
PLL 1 PLL 1 Total Lines Clock Total Clocks Total Lines
Format
Comparison Frame Rate
Reference Feedback per Frame Frequency per Line per Frame
Frequency (Hz)
Divider
1
(3)
Divider Counter (MHz) Counter Counter
(kHz)
1 800 33.75 1125 74.25 2200 1125
1080i/60 30
[5] [4000] [6.75] [225] (27.0) (800) (1125)
74.176 2200 1125
1080i/59.94 5 4004 6.7433 1125 29.97
(27.0) (4004) (225)
1 960 28.125 1125 74.25 2640 1125
1080i/50 25
[5] [4800] [5.625] [225] (27.0) (960) (1125)
48 kHz AES
2 1125 24.0 96 27.0 1125 96 250
sample clock
10 Submit Documentation Feedback Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: LMH1982