Datasheet

LMH1980
SNLS263A –JULY 2007–REVISED MARCH 2013 www.ti.com
Electrical Characteristics
(1)
Unless otherwise specified, all limits are specified for T
A
= 25°C, V
CC
= 3.3V, R
EXT
= 10 kΩ 1%, R
L
= 10 kΩ, C
L
< 10
pF.Boldface limits apply at the temperature extremes. See Figure 2 for Test Circuit.
Parameter Test Conditions Min
(2)
Typ
(3)
Max
(2)
Units
I
CC
Supply Current No input signal V
CC
= 3.3V 10.5 12.5
mA
V
CC
= 5V 12.0 14.0
Video Input Specifications
V
IN-SYNC
Input Sync Amplitude Amplitude from negative sync tip to video 0.14 0.30 0.60
blanking level for SD/EDTV bi-level sync
(4)
(5)
V
PP
Amplitude from negative to positive sync tips 0.30 0.60 1.20
for HDTV tri-level sync
(4) (6)
V
IN-CLAMP
Input Sync Tip Clamp Level
(7)
0.7 V
V
IN-SLICE
Input Sync Slice Level Slicing level above V
IN-CLAMP
70 mV
Logic Output Specifications
(8)
V
OL
Output Logic 0 See output load conditions V
CC
= 3.3V 0.3
V
above
V
CC
= 5V 0.5
V
OH
Output Logic 1 See output load conditions V
CC
= 3.3V 3.0
V
above
V
CC
= 5V 4.5
T
SYNC-LOCK
Sync Lock Time Time for the output signals to be correct after 2 V
the video signal settles at V
IN
following a periods
significant input change. See START-UP
TIME for more information
T
VSOUT
Vertical Sync Output Pulse Serration Pulses in the Vertical Interval. See 3 H
Width Figure 3, Figure 4, Figure 5, Figure 6, periods
Figure 7, and Figure 8 for SDTV, EDTV &
HDTV Vertical Interval Timing
(1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very
limited self-heating of the device such that T
J
= T
A
. Parametric performance indicated in the electrical tables is not ensured under
conditions of internal self-heating where T
J
> T
A
.
(2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using the
Statistical Quality Control (SQC) method.
(3) Typical values represent the most likely parametric norm at the time of characterization. Actual typical values may vary over time and
will also depend on the application and configuration. The typical values are not tested and are not specified on shipped production
material.
(4) V
IN-AMPL
plus V
IN-CLAMP
should not exceed V
CC
.
(5) Tested with 480I signal.
(6) Tested with 1080P signal.
(7) Maximum voltage offset (DC bounce) between 2 consecutive input sync tips must be less than 25 mV
PP
; otherwise, this may cause
incorrect output signals to occur.
(8) Outputs are negative-polarity logic signals, except for Odd/Even Field.
4 Submit Documentation Feedback Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: LMH1980