Datasheet

A6 A5 A4 A3 A2 A1 A01
t
OZD
t
SSH
t
SSOF
t
ODZ
D7 D6 D5 D4 D3 D2 D1 D0
SS
(host)
SCK
(host)
MOSI
(host)
MISO
(device)
Hi-Z
Hi-Z Hi-Z
t
SSSU
t
SU
t
H
t
PH
t
PL
t
OD
A6 A5 A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D00
t
SSSU
t
SU
t
H
t
PH
t
PL
t
SSH
t
SSOF
SS
(host)
SCK
(host)
MOSI
(host)
MISO
(device)
Hi-Z
20%
80%
V -
OD
V +
OD
V
OS
V = (V +) – (V -)
SSP-P OD OD
0V differential
t
r
+ V
OD
20%
80%
t
f
V
SSP-P
- V
OD
LMH0387
www.ti.com SNLS315G –APRIL 2010–REVISED APRIL 2013
Timing Diagrams
Figure 1. LVDS Output Voltage, Offset, and Timing Parameters
Figure 2. SPI Write
Figure 3. SPI Read
Copyright © 2010–2013, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Links: LMH0387