Datasheet

LMH0031
SNLS218A –JANUARY 2006–REVISED APRIL 2013 www.ti.com
Table 1. Configuration and Control Data Register Summary
(1)
(continued)
Available on
Register Function Bits Read or Write Initial Condition Notes
I/O Bus
Video Format Operations
Format Set 5 R/W 00000B No
SD Only 1 R/W OFF No
HD Only 1 R/W OFF No
Format 5 R Output Format [4]
(2)
I/O 3
H 1 R Output See
(2)
I/O 2
V 1 R Output See
(2)
I/O 1
F 1 R Output See
(2)
I/O 0
Framing Mode 1 R/W ON No
Framing Enable 1 R/W ON Input
New Sync Position (NSP) 1 R Output
SAV 1 R Output
EAV 1 R Output See
(2)
I/O 7
De-scramble Enable 1 R/W ON No
NRZI Enable 1 R/W ON No
LSB Clipping Enable 1 R/W ON No
Sync Detect Enable 1 R/W ON No
De-Dither Enable 1 R/W OFF Input
Vert. De-Dither Enable 1 R/W OFF Input
Lock Detect 1 R Output See
(4)
I/O 4
Unscrambled 1 R/W OFF No See
(5)
Video Data Out
TPG and BIST Operations
Test Pattern Select 6 R/W 000000b Input 525/27 MHz/Black
TPG Enable 1 R/W OFF Input
Pass/Fail 1 R Output
VPG Filter Enable 1 R/W OFF Input
Reference Clock Operations
Reference Clock 2 R/W 00b No EXT CLK Enabled
External Vclk 1 R/W OFF No See
(5)
Multifunction I/O Bus Operations
I/O Bus Pin Config. 48 R/W See Table 6 No
(4) Connected to multifunction I/O port at power-on.
(5) Special or restricted functionality. Refer to text for details.
Table 2. Control Register Bit Assignments
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
EDH 0 (register address 01h)
CRC ERROR EDH FORCE EDH ENABLE F/F UES F/F IDA F/F IDH F/F EDA F/F EDH
EDH 1 (register address 02h)
CRC CRC ERROR CRC ERROR
A/P UES A/P IDA A/P IDH A/P EDA A/P EDH
REPLACE LUMA CHROMA
EDH 2 (register address 03h)
F/F FLAG A/P FLAG ANC FLAG
ANC UES ANC IDA ANC IDH ANC EDA ANC EDH
ERROR ERROR ERROR
ANC 0 (register address 04h)
VIDEO VIDEO VIDEO ANC FIFO ANC FIFO ANC FIFO ANC CHECK- ANC CHECK-
FIFO-DEPTH(2) FIFO-DEPTH(1) FIFO-DEPTH(0) OVERRUN EMPTY FULL SUM ERROR SUM FORCE
20 Submit Documentation Feedback Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0031