Datasheet

TRS &
FORMAT
DETECTOR
CONFIGURATION
& CONTROL
REGISTERS
SMPTE SCRAMBLER
NRZI CONVERTER
SERIALIZER
EDH / CRC
GENERATORS
PLL SYSTEM
BUILT-IN SELF-TEST
& TEST PATTERN GENERATOR
RESET
CONTROL
INPUT DATA
LATCH
V
CLK
DV[9:0]
RESET
SDO
R
REF
PRE
SDO
ANCILLIARY
DATA FIFO
MULTI-FUNCTION I/O PORT
DV[19:10]
AD[9:0]
ANC /CTRL
A
CLK
RD/WR
P
CLK
S
CLK
I/O[7:0]
R
REF
LVL
INT.
RESET
SYSTEM
MASTER
CONTROLLER
P
CLK
S
CLK
P
CLK
P
CLK
P
CLK
MASTER BUS
DITHERING
P
CLK
VIDEO
DATA
FIFO
V
CLK
P
CLK
LMH0030
www.ti.com SNLS219G –JANUARY 2006–REVISED APRIL 2013
Block Diagram
Copyright © 2006–2013, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: LMH0030