Datasheet

B
-+
A
- +
7
OUTPUT B
8
V
+
6
INVERTING INPUT B
5
NON-INVERTING
INPUT B
NON-INVERTING
INPUT A
3
V
-
4
INVERTING INPUT A
2
OUTPUT A
1
Dual-In-Line Package
-
+
-
+
LME49723
-
+
-
+
10 pF
+
+
INPUT
OUTPUT
Note: 1% metal film resistors, 5% polypropylene capacitors
47 k:
3320:
150:
909:
26.1 k:
3.83 k:
100:
150:
22 nF//4.7 nF//500 pF
3320:
47 nF//33 nF
LME49723
LME49723
SNAS429B JANUARY 2008REVISED APRIL 2013
www.ti.com
TYPICAL APPLICATION
Figure 1. Passively Equalized RIAA Phono Preamplifier
CONNECTION DIAGRAM
Figure 2. SOIC Package
See Package Number D0008A
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
2 Submit Documentation Feedback Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: LME49723