Datasheet

A
V
= 1
1 2 3 4 5
V
IN
BW
V
EE
V
CC
V
OUT
TAB (V
EE
)
Q2
Q1
200:
Q3
Q4
Q5
Q6
OUT
V
CC
V
EE
Thermal
Shutdown
IN
BW
D1 - D7
D8 - D14
I
1
I
2
I
LME49600
SNAS422E –JANUARY 2008–REVISED APRIL 2013 www.ti.com
Functional Block Diagram
Figure 2. Simplified Circuit Diagram (Note: I
1
and I
2
are mirrored from I)
Connection Diagram
The KTT package is non-isolated package. The package's metal back and any heat sink to which it is mounted are
connected to the same potential as the -V
EE
pin.
Figure 3. KTT Package (Top View)
See Package Number KTT0005B
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
2 Submit Documentation Feedback Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: LME49600