Datasheet
LM97593
SNWS019B –JULY 2007–REVISED APRIL 2013
www.ti.com
Condensed LM97593 Address Map
Addr
Register Name Addr Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0
Hex
DEC 0 0x00 Dec7 Dec6 Dec5 Dec4 Dec3 Dec2 Dec1 Dec0
DEC_BY_4 1 0x01 DecBy4 Dec10 Dec9 Dec8
SCALE 2 0x02 Sc5 Sc4 Sc3 Sc2 Sc1 Sc0
GAIN_A 3 0x03 GA2 GA1 GA0
GAIN_B 4 0x04 GB2 GB1 GB0
RATE 5 0x05 Rate7 Rate6 Rate5 Rate4 Rate3 Rate2 Rate1 Rate0
SERIAL_CTRL 6 0x06 FMT1 FMT0 Packed MuxMode RDY_POL SFS_POL SCK_POL SOUT_EN
FREQ_A 7 0x07 FA7 FA6 FA5 FA4 FA3 FA2 FA1 FA0
8 0x08 FA15 FA14 FA13 FA12 FA11 FA10 FA9 FA8
9 0x09 FA23 FA22 FA21 FA20 FA19 FA18 FA17 FA16
10 0x0A FA31 FA30 FA29 FA28 FA27 FA26 FA25 FA24
PHASE_A 11 0x0B PA7 PA6 PA5 PA4 PA3 PA2 PA1 PA0
12 0x0C PA15 PA14 PA13 PA12 PA11 PA10 PA9 PA8
FREQ_B 13 0x0D FB7 FB6 FB5 FB4 FB3 FB2 FB1 FB0
14 0x0E FB15 FB14 FB13 FB12 FB11 FB10 FB9 FB8
15 0x0F FB23 FB22 FB21 FB20 FB19 FB18 FB17 FB16
16 0x10 FB31 FB30 FB29 FB28 FB27 FB26 FB25 FB24
PHASE_B 17 0x11 PB7 PB6 PB5 PB4 PB3 PB2 PB1 PB0
18 0x12 PB15 PB14 PB13 PB12 PB11 PB10 PB9 PB8
Source 19 0x13 BS1 BS0 AS1 AS0
AGC_CTRL 20 0x14 AgcLG1 AgcLG0 AgcHldlC Reserved Reserved Explnh
AGC_COUNT 21 0x15 Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved
22 0x16 Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved
AGC_IC_A 23 0x17 AgclcA7 AgclcA6 AgclcA5 AgclcA4 AgclcA3 AgclcA2 AgclcA1 AgclcA0
AGC_IC_B 24 0x18 AgclcB7 AgclcB6 AgclcB5 AgclcB4 AgclcB3 AgclcB2 AgclcB1 AgclcB0
AGC_RB_A 25 0x19 AgcRbA7 AgcRbA6 AgcRbA5 AgcRbA4 AgcRbA3 AgcRbA2 AgcRbA1 AgcRbA0
AGC_RB_B 26 0x1A AGCRbB7 AGCRbB6 AGCRbB5 AGCRbB4 AGCRbB3 AGCRbB2 AGCRbB1 AGCRbB0
TEST_REG 27 0x1B Test7 Test6 Test5 Test4 Test3 Test2 Test1 Test0
28 0x1C Test13 Test12 Test11 Test10 Test9 Test8
DEBUG 31 0x1F DITH_B DITH_A TapSel4 TapSel3 TapSel2 TapSel1 TapSel0 DebugEnable
AGC_TABLE 128 0x80 The AGC Table loads from the low address to the high address in this order:
"1st location, 2nd location..."
159 0x9F
F1_COEFF 160 0xA0 The FIR Coefficients load from the low address to the high address in this order:
"1st location low byte, 1st location high byte, 2nd location...""
181 0xB5
The Page Select bits determine which set of coefficient memory is written.
F2COEFF 182 0xB6
245 0xF5
F1_CTRL 246 0xF6 PgSelF1 CfSelF1B CfSelF1A
F2_CTRL 247 0xF7 PgSelF2 CfSelF2B CfSelF2A
SERIAL_CTRL2 248 0xF8 SdcEn SfsMode
AGC_CTRL2 249 0xF9 ExtDelay4 ExtDelay3 ExtDelay2 ExtDelay1 ExtDelay0 CombOrd1 CombOrd0
48 Submit Documentation Feedback Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: LM97593