Datasheet

SCK_IN
POUT[15:0],
AOUT, BOUT,
RDY and SFS
t
DBG
RDY
RDY_POL = 0
new outputold output
RDY
RDY_POL = 1
POUT[15:0]
t
POV
output (n)
POUT[15:0]
t
SELV
POUT_SEL[2:0]
output (n+1) output (n+2)
n+2n+1n
t
OENV
t
OENT
POUT_EN
POUT[15:0]
LM97593
SNWS019B –JULY 2007–REVISED APRIL 2013 www.ti.com
Figure 8. LM97593 Dual Chip Mode Timing
Figure 9. LM97593 Parallel Output Enable Timing
Figure 10. LM97593 Parallel Output Select Timing
Figure 11. LM97593 Parallel Output Data Ready Timing
Figure 12. LM97593 Debug Mode Timing
12 Submit Documentation Feedback Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: LM97593