Datasheet

LM96080
SNAS465D SEPTEMBER 2009REVISED MARCH 2013
www.ti.com
Bit Name Read/Write Description
7 OS Bit Interrupt Read/Write
A zero selects the default interrupt mode which gives the user an interrupt if the temperature
Mode Select
goes above the OS limit. The interrupt will be cleared once the status register is read, but it will
again be generated when the next conversion has completed. It will continue to do so until the
temperature goes below the hysteresis limit.
A one selects the one time interrupt mode which only gives the user one interrupt when it goes
above the OS limit. The interrupt will be cleared once the status register is read. Another interrupt
will not be generated until the temperature goes below the hysteresis limit. It will also be cleared
if the status register is read. No more interrupts will be generated until the temperature goes
above the OS limit again. The corresponding bit will be cleared in the status register every time it
is read but may not set again when the next conversion is done. (Refer to Figure 21).
Fan Divisor/RST_OUT/OS Register —Address 05h
Power on <7:0> is 0001 0100
Bit Name Read/Write Description
0 FAN1 Mode Select Read/Write A one selects the level sensitive input mode while a zero selects Fan count mode for the FAN1
input pin.
1 FAN2 Mode Select Read/Write A one selects the level sensitive input mode while a zero selects Fan count mode for the FAN2
input pin.
2-3 FAN1 RPM Control Read/Write FAN1 Speed Control.
<3:2> = 00 - divide by 1;
<3:2> = 01 - divide by 2;
<3:2> = 10 - divide by 4;
<3:2> = 11 - divide by 8.
If level sensitive input is selected: <2> = 1 selects and active-low input (An interrupt will be
generated if the FAN1 input is Low), <2> = 0 selects an active-high input (an interrupt will be
generated if the FAN1 input is High).
4-5 FAN2 RPM Control Read/Write FAN2 Speed Control.
<5:4> = 00 - divide by 1;
<5:4> = 01 - divide by 2;
<5:4> = 10 - divide by 4;
<5:4> = 11 - divide by 8.
If level sensitive input is selected: <4> = 1 selects and active-low input (An interrupt will be
generated if the FAN2 input is Low), <4> = 0 selects an active-high input (an interrupt will be
generated if the FAN2 input is High).
6 OS Pin Enable Read/Write A one enables OS mode on the RST_OUT/OS output pin, while bit 7 of this register is set to
zero. If bits 6 and 7 of this register are set to zero, the RST_OUT/OS pin is disabled.
7 RST Enable Read/Write A one sets the RST_OUT/OS pin in the RST_OUT mode instead of the OS mode. If bits 6 and
7 of this register are set to zero, the RST_OUT/OS pin is disabled.
OS Configuration/Temperature Resolution Register—Address 06h
Power on default <7:0> = 0000 0001 binary
Bit Name Read/Write Description
0 OS Status Read only Status of the OS. This bit mirrors the state of the RST_OUT/OS pin when in the OS mode.
1 OS Polarity Read/Write A zero selects OS to be active-low, while a one selects OS to be active high. OS is an open-
drain output.
2 OS Mode Select Read/Write A one selects the one time interrupt mode for OS, while a zero selects comparator mode for
OS. (See Temperature Data Format)
3 Temperature Read/Write A zero selects the default 8-bit plus sign resolution temperature conversions, while a one
Resolution Control selects 11-bit plus sign resolution temperature conversions.
26 Submit Documentation Feedback Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: LM96080