Datasheet
LM95234
SNIS136D –AUGUST 2006–REVISED MARCH 2013
www.ti.com
Logic Electrical Characteristics
DIGITAL DC CHARACTERISTICS
Unless otherwise noted, these specifications apply for V
DD
= +3.0Vdc to 3.6Vdc. Boldface limits apply for T
A
= T
J
= T
MIN
to
T
MAX
; all other limits T
A
= T
J
=+25°C, unless otherwise noted.
Symbol Parameter Conditions Typical
(1)
Limits
(2)
Units
(Limit)
SMBDAT, SMBCLK INPUTS
V
IN(1)
Logical “1” Input Voltage 2.1 V (min)
V
IN(0)
Logical “0”Input Voltage 0.8 V (max)
V
IN(HYST)
SMBDAT and SMBCLK Digital Input Hysteresis 400 mV
I
IN(1)
Logical “1” Input Current V
IN
= V
DD
0.005 10 µA (max)
I
IN(0)
Logical “0” Input Current V
IN
= 0V −0.005 -10 µA (max)
C
IN
Input Capacitance 5 pF
A0 DIGITAL INPUT
V
IH
Input High Voltage 0.90 × V
DD
V (min)
V
IM
Input Middle Voltage 0.57 × V
DD
V (max)
0.43 × V
DD
V (min)
V
IL
Input Low Voltage 0.10 × V
DD
V (max)
I
IN(1)
Logical "1" Input Current V
IN
= V
DD
−0.005 −10 µA (min)
I
IN(0)
Logical "0" Input Current V
IN
= 0V 0.005 10 µA (max)
C
IN
Input Capacitance 5 pF
SMBDAT, TCRIT1, TCRIT2, TCRIT3 DIGITAL OUTPUTS
I
OH
High Level Output Current V
OH
= V
DD
10 µA (max)
V
OL(SMBDAT)
SMBus Low Level Output Voltage I
OL
= 4 mA 0.4 V (max)
I
OL
= 6 mA 0.6 V (max)
V
OL(TCRIT)
TCRIT1, TCRIT2, TCRIT3 Low Level Output I
OL
= 6 mA 0.4 V (max)
Voltage
C
OUT
Digital Output Capacitance 5 pF
(1) Typicals are at T
A
= 25°C and represent most likely parametric norm.
(2) Limits are specified to Texas Instruments' AOQL (Average Outgoing Quality Level).
SMBus DIGITAL SWITCHING CHARACTERISTICS
Unless otherwise noted, these specifications apply for V
DD
=+3.0 Vdc to +3.6 Vdc, C
L
(load capacitance) on output lines = 80
pF. Boldface limits apply for T
A
= T
J
= T
MIN
to T
MAX
; all other limits T
A
= T
J
= +25°C, unless otherwise noted.
The switching characteristics of the LM95234 fully meet or exceed the published specifications of the SMBus version 2.0. The
following parameters are the timing relationships between SMBCLK and SMBDAT signals related to the LM95234. They
adhere to but are not necessarily the SMBus bus specifications.
Symbol Parameter Conditions Typical
(1)
Limits
(2)
Units
(Limit)
f
SMB
SMBus Clock Frequency 100 kHz (max)
10 kHz (min)
t
LOW
SMBus Clock Low Time from V
IN(0)
max to V
IN(0)
max 4.7 µs (min)
25 ms (max)
t
HIGH
SMBus Clock High Time from V
IN(1)
min to V
IN(1)
min 4.0 µs (min)
t
R,SMB
SMBus Rise Time See
(3)
1 µs (max)
t
F,SMB
SMBus Fall Time See
(4)
0.3 µs (max)
t
OF
Output Fall Time C
L
= 400 pF, 250 ns (max)
I
O
= 3 mA
(4)
(1) Typicals are at T
A
= 25°C and represent most likely parametric norm.
(2) Limits are specified to Texas Instruments' AOQL (Average Outgoing Quality Level).
(3) The output rise time is measured from (V
IN(0)
max − 0.15V) to (V
IN(1)
min + 0.15V).
(4) The output fall time is measured from (V
IN(1)
min + 0.15V) to (V
IN(0)
max − 0.15V).
6 Submit Documentation Feedback Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LM95234