Datasheet

LM95234
www.ti.com
SNIS136D AUGUST 2006REVISED MARCH 2013
DIODE CONFIGURATION REGISTERS
Diode Model Select
Register Name Command Read/ D7 D6 D5 D4 D3 D2 D1 D0 POR
Byte Write Default
(Hex) (Hex)
Diode Model Select 0x30 R/W 0 0 0 R4TE R3TE R2TE R1TE 0 0x02
Bit(s) Bit Name Read/ Description
Write
7-5 0 RO Reserved – will report "0" when read.
4 R4TE R/W Remote 4 TruTherm Enable Logic 1 selects diode model 1 TruTherm
BJT beta compensation technology enabled
3 R3TE R/W Remote 3 TruTherm Enable
(Ex: Intel 65 nm technology)
2 R2TE R/W Remote 2 TruTherm Enable
Logic 0 selects diode model 2 MMBT3904
1 R1TE R/W Remote 1 TruTherm Enable
0 0 RO Reserved – will report "0" when read.
Remote 1-4 Offset
Register Name Command Read/ D7 D6 D5 D4 D3 D2 D1 D0 POR
Byte Write Default
(Hex) (Hex)
Remote 1 Offset 0x31 R/W SIGN 32 16 8 4 2 1 1/2 0x00
Remote 2 Offset 0x32 R/W SIGN 32 16 8 4 2 1 1/2 0x00
Remote 3 Offset 0x33 R/W SIGN 32 16 8 4 2 1 1/2 0x00
Remote 4 Offset 0x34 R/W SIGN 32 16 8 4 2 1 1/2 0x00
Bit(s) Bit Name Read/ Description
Write
7 SIGN R/W Sign bit All registers have 2’s complement format.
The offset range for each remote is
6 32 R/W bit weight 32°C
+63.5°C/64°C. The value programmed in
5 16 R/W bit weight 16°C
this register is directly added to the actual
reading of the ADC and the modified number
4 8 R/W bit weight 8°C
is reported in the remote value registers.
3 4 R/W bit weight 4°C
2 2 R/W bit weight 2°C
1 1 R/W bit weight 1°C
0 1/2 R/W bit weight 1/2°C (0.5°C)
CONFIGURATION REGISTERS
Main Configuration Register
Register Name Command Read/ D7 D6 D5 D4 D3 D2 D1 D0 POR
Byte Write Default
(Hex) (Hex)
Configuration 0x03 R/W STBY R4QE R3QE 0x03
Bit(s) Bit Name Read/ Description
Write
7 RO Reserved will report "0" when read.
6 STBY R/W Software Standby
1 – standby (when in this mode one conversion sequence can be initiated by writing to the
one-shot register)
0 – active/converting
Copyright © 2006–2013, Texas Instruments Incorporated Submit Documentation Feedback 25
Product Folder Links: LM95234