Datasheet
LM95233
SNIS145E –AUGUST 2006–REVISED MARCH 2013
www.ti.com
TCRIT1 Mask Register
The mask bits in this register allow control over which error events propagate to the TCRIT1 pin.
Register Name Command Read/ D7 D6 D5 D4 D3 D2 D1 D0 POR
Byte Write Default
(Hex) (Hex)
TCRIT1 Mask 0x0C R/W – – – – – R2T1 R1T1 LTM 0x01
M M
Bit(s) Bit Name Read/ Description
Write
7-3 – RO Reserved – will report "0" when read.
2 R2T1M R/W Remote 2 Tcrit-1 Mask:
1 – prevents the remote 2 temperature error event from propagating to the TCRIT1 pin
0 – allows the remote 2 temperature error event to propagate to the TCRIT1 pin
1 R1T1M R/W Remote 1 Tcrit-1 Mask:
1 – prevents the remote 1 temperature error event from propagating to the TCRIT1 pin
0 – allows the remote 1 temperature error event to propagate to the TCRIT1 pin
0 LTM R/W Local Tcrit Mask:
1 – prevents the local temperature error event from propagating to the TCRIT1 pin
0 – allows the local temperature error event to propagate to the TCRIT1 pin
TCRIT2 Mask Registers
Register Name Command Read/ D7 D6 D5 D4 D3 D2 D1 D0 POR
Byte Write Default
(Hex) (Hex)
TCRIT2 Mask 0x0D R/W – – – – – R2T2 R1T2 LTM 0x00
M M
Bit(s) Bit Name Read/ Description
Write
7-3 – RO Reserved – will report "0" when read.
2 R2T2M R/W Remote 2 Tcrit-2 Mask:
1 – prevents the remote 2 temperature error event from propagating to the TCRIT2 pin
0 – allows the remote 2 temperature error event to propagate to the TCRIT2 pin
1 R1T2M R/W Remote 1 Tcrit-2 Mask:
1 – prevents the remote 1 temperature error event from propagating to the TCRIT2 pin
0 – allows the remote 1 temperature error event to propagate to the TCRIT2 pin
0 LTM R/W Local Tcrit Mask:
1 – prevents the local temperature error event from propagating to the TCRIT2 pin
0 – allows the local temperature error event to propagate to the TCRIT2 pin
TCRIT3 Mask Register
The mask bits in this register allow control over which error events propagate to the TCRIT3 pin.
Register Name Command Read/ D7 D6 D5 D4 D3 D2 D1 D0 POR
Byte Write Default
(Hex) (Hex)
TCRIT3 Mask 0x0E R/W – – – – – R2T2 R1T2 LTM 0x07
M M
Bit(s) Bit Name Read/ Description
Write
7-3 – RO Reserved – will report "0" when read.
2 R2T2M R/W Remote 2 Tcrit-2 Mask:
1 – prevents the remote 2 temperature error event from propagating to the TCRIT3 pin
0 – allows the remote 2 temperature error event to propagate to the TCRIT3 pin
30 Submit Documentation Feedback Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LM95233