Datasheet
LM95221
V
DD
SMBCLK
SMBDAT
D1+
D1-
D2+
D2-
1
2
3
4 5
6
7
8
GND
Control Logic
Local
Temperature
Registers
Remote 1
Temperature
Registers
Two-Wire Serial
Interface
Remote
Diode2 Selector
'-6Converter
11-Bit or 10-Bit Plus Sign Remote
9-bit Plus Sign Local
3.0V-3.6V
D+
D-
SMBDAT
SMBCLK
Remote 2
Temperature
Registers
Configuration
Register
Status
Registrer
Revision &
Manufacturer
ID Registers
Remote
Diode1 Selector
D+
D-
Local
Diode Selector
Temperature
Sensor
Circuitry
LM95221
LM95221
SNIS134B –MAY 2004–REVISED MARCH 2013
www.ti.com
Simplified Block Diagram
Connection Diagram
Figure 1. VSSOP-8
TOP VIEW
PIN DESCRIPTIONS
Label Pin # Function Typical Connection
D1+ 1 Diode Current Source To Diode Anode. Connected to remote discrete diode-
connected transistor junction or to the diode-connected
transistor junction on a remote IC whose die temperature is
being sensed. A 2.2 nF diode bypass capacitor is
recommended to filter high frequency noise. Place the 2.2 nF
capacitor between and as close as possible to the LM95221's
D+ and D− pins. Make sure the traces to the 2.2 nF capacitor
are matched. Ground this pin if this thermal diode is not used.
D1− 2 Diode Return Current Sink To Diode Cathode. A 2.2 nF capacitor is recommended
between D1+ and D1-. Ground this pin if this thermal diode is
not used.
D2+ 3 Diode Current Source To Diode Anode. Connected to remote discrete diode-
connected transistor junction or to the diode-connected
transistor junction on a remote IC whose die temperature is
being sensed. A 2.2 nF diode bypass capacitor is
recommended to filter high frequency noise. Place the 2.2 nF
capacitor between and as close as possible to the LM95221's
D+ and D− pins. Make sure the traces to the 2.2 nF capacitor
are matched. Ground this pin if this thermal diode is not used.
D2− 4 Diode Return Current Sink To Diode Cathode. A 2.2 nF capacitor is recommended
between D2+ and D2-. Ground this pin if this thermal diode is
not used.
GND 5 Power Supply Ground Ground
V
DD
6 Positive Supply Voltage Input DC Voltage from 3.0 V to 3.6 V. V
DD
should be bypassed with
a 0.1 µF capacitor in parallel with 100 pF. The 100 pF
capacitor should be placed as close as possible to the power
supply pin. Noise should be kept below 200 mVp-p, a 10 µF
capacitor may be required to achieve this.
SMBDAT 7 SMBus Bi-Directional Data Line, From and to Controller; may require an external pull-up resistor
Open-Drain Output
SMBCLK 8 SMBus Clock Input From Controller; may require an external pull-up resistor
2 Submit Documentation Feedback Copyright © 2004–2013, Texas Instruments Incorporated
Product Folder Links: LM95221