Datasheet

SNP
GND
D1
PIN
GND
PIN
D1
V+
6.5V
D3
ESD
CLAMP
D2
V
IH
V
IL
SMBCL
K
P S
V
IH
V
IL
SMBDA
T
t
BUF
t
HD;STA
t
LOW
t
R
t
HD;DAT
t
HIGH
t
F
t
SU;DAT
t
SU;STA
t
SU;STO
P
LM95214
SNIS146A MARCH 2007REVISED MARCH 2013
www.ti.com
Figure 2. SMBus Communication
Pin # Label Circuit Circuits for Pin ESD Protection Structure
1 NC
2 V
DD
A
3 D4+ A
4 D3+ A
5 D- A
6 D2+ A
7 D1+ A Circuit A
8 GND
9 A0 B
10 TCRIT1 B
11 TCRIT2 B
12 SMBDAT B
13 SMBCLK B
14 TCRIT2 B Circuit B
8 Submit Documentation Feedback Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: LM95214