Datasheet

FB
VIN
VCC
SW
RT
Regulator
DRIVER
BOOT
LEVEL
SHIFT
THERMAL
SHUTDOWN
UVLO
ERROR
AMP
DIS
COMP
TRACK
SAMPLE
and
HOLD
CLK
GND
CLK
CSG
CS
CLK
RAMP GENERATOR
+
SHUTDOWN
PWM
I- LIMIT
OUT
RAMP
SS
VIN
STANDBY
5 uA
1.2
VIN
EN
Ir
HG
CLK
S
R
Q
Q
CLK
FREQUENCY
DITHERING
STANDBY
SYNC
DITHER
LM5088-1 ONLY
OSCILLATOR
HICCUP
RESTART
LOGIC
Rs
R
FB1
DITHER
RES
R
FB2
Q
L
D
VOUT
C
BOOT
LM5088
UVLO
MINIMUM
OFF-TIME
LOGIC
7.7V
HICCUP RESTART
LM5088 - 2 ONLY
5V
A = -10
C
RES/DITH
C
SYNC
1.2V
R
UV2
R
UV1
C
FT
C
IN
4.5V-75V
C
SS
C
HF
R
COMP
C
COMP
R
RT
C
RAMP
C
OUT
0.9V
0.4V
5V
11 uA
C
VCC
1.205V
LM5088, LM5088-Q1
SNVS600H –DECEMBER 2008–REVISED MARCH 2013 www.ti.com
Block Diagram
Figure 15. Block Diagram
8 Submit Documentation Feedback Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: LM5088 LM5088-Q1