Datasheet

Shutdown

www.ti.com

9 Shutdown

With the circuit in normal operation, the LM5069 can be shutdown by grounding the UVLO pin. Test point

TP1, located next to JMP1, can be used for this purpose. See Figure 13.

10 Power Good Output

The PGOOD logic output provides an indication of the circuit’s condition. This output is high when the

circuit is in normal operation - the OUT voltage is within 1.25V of the input. PGOOD is low when the circuit

is shutdown, either intentionally or due to a fault. PGOOD is also high when VIN is less than 5V.

This EVB is supplied with pins 1-2 jumpered on JMP2, powering the PGD pin from the output voltage

through a 100 kΩ pull-up resistor. To change the high level PGOOD voltage, move the jumper on JMP2 to

pins 2-3, and supply the appropriate pull-up voltage to terminal P1 (located next to JMP2). If the UVLO pin

is taken low to disable the LM5069, PGOOD switches low within 10 µs without waiting for the OUT voltage

to fall. See Figure 14.

If a delay at the PGOOD output is desired, a resistor and capacitor can be added at positions R8 and C6.

11 LM5069-1 Latch Version

The LM5069-2 supplied on this evaluation board provides a restart attempt after a fault detection, as

described above. The companion Hot-Swap IC, the LM5069-1, latches off after a fault detection, with

external control required for restart. Restart is accomplished by momentarily taking the UVLO pin below

2.5V, or by removing and re-applying the input voltage at VIN. Contact the nearest Texas Instruments

sales office to obtain samples of the LM5069-1.

12 Performance Characteristics

Horizontal Resolution: 100 ms/div

Trace 1: TIMER Pin, 2V/div

Trace 2: Vin, 50V/div

Trace 3: Vout, 50V/div

Ct = 0.82 µF

Figure 8. Insertion Time Delay

AN-1522 LM5069 Evaluation Board SNVA184B–September 2006–Revised May 2013

Submit Documentation Feedback