Datasheet

S/H
MUX ADC
VIN_K
OUT
IIN
VAUX
DIODE
READ_VIN 88h
READ_IIN D1h
READ_PIN D2h
READ_VOUT 8Bh
TEMPERATURE 8Dh
VAUX D0h
VIN_UV_WARN_LIMIT 58h
VIN_OV_WARN_LIMIT 57h
CMP
CMP
VIN_UV WARNING STATUS_INPUT 7Ch
VIN_OV WARNING STATUS_INPUT 7Ch
IIN_OC_WARN_LIMIT D3h
READ_AVG_VIN DCh
SAMPLES_FOR_AVG DBh
READ_AVG_VOUT DDh
READ_AVG_IIN DEh
READ_AVG_PIN DFh
UVLO/EN
OVLO
SENSE
CMP
IIN_OC WARNING STATUS_INPUT 7Ch
CMP
2.48 2.46
VIN OV FAULT STATUS_INPUT 7Ch
VIN UV FAULT STATUS_INPUT 7Ch STATUS_WORD 79h STATUS_BYTE 78h
CURRENT LIMIT
MOSFET
DISSIPATION
LIMIT
CIRCUIT
BREAKER
IIN OC FAULT STATUS_INPUT 7Ch
Circuit Breaker FAULT STATUS_MFR_SPECIFIC 80h
PIN_OP_WARN_LIMIT D4h
CMP
PIN_OP WARNING STATUS_INPUT 7Ch
VOUT_UV_WARN_LIMIT 43h
CMP
VOUT_UV WARNING STATUS_VOUT 7Ah
OT_WARNING_LIMIT 51h
CMP
OT_FAULT_LIMIT
57h
CMP
OT_FAULT_LIMIT STATUS_TEMPERATURE 7Dh STATUS_WORD 79h STATUS_BYTE 78h
OT_WARNING_LIMIT STATUS_TEMPERATURE 7Dh
MOSFET STATUS
FET Shorted FAULT STATUS_MFR_SPECIFIC 80h
GATE MASK
FAULT
SYSTEM
WARNING
SYSTEM
DATA
OUTPUT
WARNING
LIMITS
AVERAGED
DATA
READ_PIN_PEAK D5h
CLEAR_PIN_PEAK D6h
PEAK-HOLD
+48
To load
PMBus Interface
CMP
CMP CMP CMP
-
+
GATE
LM5066
www.ti.com SNVS655G –JUNE 2011–REVISED FEBRUARY 2013
Figure 18. Command/Register and Alert Flow Diagram
Copyright © 2011–2013, Texas Instruments Incorporated Submit Documentation Feedback 47
Product Folder Links: LM5066