Datasheet

UVLO/EN
SCL
PWR
VEE_K
TIMER
PGD
GATE
SDAO
SMBA
ADR0
ADR1
ADR2
VAUX
VDD
OVLO
CL
DIODE
SDAI
VCC
OUT
RETRY
VEE
SENSE
SENSE_ K
VAUXH
VEE_OUT (-)
LM5064
200 kŸ
16.9 kŸ
0.15 µF
1 µF
30.1 kŸ
0.003
FDB047N10
GND2 (+)
+
100 µF
60V
5.0SMDJ60A
CMPT3904
191 kŸ
8.25 kŸ
CT
CVDD
RPWR
VREF
CREF
1 µF
+
CO1
CO2
100 µF
R1
R2
R3
R4
280 kŸ
10.0 kŸ
R5
R6
D1
B3100-13-F
GND1 (+)
VEE (-)
DTEMP
Q1
VAUX
RS
Simplified Schematic www.ti.com
3 Simplified Schematic
Figure 1. Simplified Schematic
2
AN-2143 LM5064 Evaluation Kit SNVA481A–October 2011–Revised May 2013
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated