Datasheet

HS1
HO1
BST1
LO1
VCC
SR1
SR2
RD1
REF
REF
HS2
HO2
BST2
VCC
RD2
LO2
VOLTAGE
REGULATOR
VCC
UVLO
5V
REFERENCE
LOGIC
OSCILLATOR
DRIVER
LOGIC
VIN
UVLO
OVP
RT
RAMP
SSSR
COMP
CS
SS
RES
AGND
PGND
REF
VCC
0.4V
1.25V
SHUTDOWN
STANDBY
UVLO
HYSTERESIS
20 éA
1.25V
HYSTERESIS
CLK
5V
PWM
1V
5k
1:1
0.75 V
+
-
-
+
+
-
+
-
+
-
+
-
HICCUP
MODE
TIMER and
LOGIC
CS
SS
SLOPECOMP
RAMP GENERATOR
SLOPE
DELAY
TIMERS
AND
DRIVER
LOGIC
R
R
SS
SS
Buffer
0 éA
SSOFF
100 éA
20 éA
20 éA
20 éA
30 éA
10 éA
5 éA
5V
THERMAL
LIMIT
(160°C)
S
R
Q
T
Q
Q
HO2
LO2
HO1
LO1
1.0V
CLK + LEB
LM5046
SNVS703G –FEBRUARY 2011–REVISED MARCH 2013 www.ti.com
BLOCK DIAGRAM
Figure 12.
10 Submit Documentation Feedback Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LM5046