Datasheet

LOGI
C
V
IN
V
CC
V
REF
SS
10 PA
RT / SYNC
LOGIC
PGND
AGND
5V
REFERENCE
OSCILLATOR
DIVIDE BY 2
PUSH
CLK
CLK
V
CC
CS
TIME
OSC
45 PA
LD
FB
0.5V
PWM
5k
5V
1.4V
100k
50k
CLK + LEB
COMP
0.75V
SS
R
S
Q
Q
HD
UVLO
UVLO
HYSTERESIS
(20 PA)
2.5V
2k
SS
ENABLE
V
CC
UVLO
9V SERIES
REGULATOR
+
-
+
-
c
+
-
DRIVE
R
PULL
DRIVE
R
SLOPE COMP
RAMP
GENERATOR
V
CC
OVERLAP
OR
DEAD TIME
CONTROL
+
-
UVLO SHUTDOWN
SS SHUTDOWN
+
-
0.45V
UVLO SHUTDOWN
SS SHUTDOWN
LM5041B
www.ti.com SNVS605 –MAY 2009
BLOCK DIAGRAM
Figure 3. Simplified Block Diagram
Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Links: LM5041B