Datasheet
Performance Characteristics
www.ti.com
Figure 5 shows typical output ripple seen across the output terminals (with standard 10µF and 1µF
ceramic capacitors) for an input voltage of 48V and a load of 30A. This waveform is typical of most loads
and input voltages.
Figure 6 and Figure 7 show the drain voltage of Q1 with a 5A load. Figure 6 represents an input voltage of
36V and Figure 5 represents an input voltage of 72V.
Figure 8 shows the gate voltages of the synchronous rectifiers. The deadtime provided by the 20kΩ DLY
resistor is difficult to see at this timescale.
Conditions: Input Voltage = 36VDC Output Current = 5A Conditions: Input Voltage = 72VDC Output Current = 5A
Trace 1: Q1 drain voltage Volts/div = 10V Horizontal Trace 1: Q2 drain voltage Volts/div = 10V Horizontal
Resolution = 1µs/div Resolution = 1µs/div
Figure 6. Drain Voltage of Q1 With a 5A Load (input Figure 7. Drain Voltage of Q1 With a 5A Load (input
voltage of 36V) voltage of 72V)
Conditions: Input Voltage = 48VDC Output Current = 5A Upper Trace: SR1, Q4 gate Volts/div = 5V Middle Trace: HS, Q2
drain Volts/div = 20V Lower Trace: SR2, Q6 gate Volts/div = 5V Horizontal Resolution = 1µs/div
Figure 8. Gate Voltages of the Synchronous Rectifiers
6
AN-2043 LM5035C Evaluation Board SNVA433A–March 2010–Revised May 2013
Submit Documentation Feedback
Copyright © 2010–2013, Texas Instruments Incorporated