Datasheet

INTERNAL
CLOCK
CLK1
CLK2
1/OSC. FREQ.
RAMP1
RAMP2
40% 60%
V
DCL
UserMaxDC1
UserMaxDC2
MaxDC1
MaxDC2
PWM
Comp1
PWM
Comp2
PWM1
PWM2
OUT1
OUT2
CLK2
CLK1
V
DCL
-V
UVLO
-V
UVLO
LM5034
SNVS347A –FEBRUARY 2005–REVISED APRIL 2013 www.ti.com
TEST CIRCUIT DIAGRAMS
Timing Diagram
Figure 4. Internal Timing Diagram
8 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM5034