Datasheet

CS
5V
42k
+
-
V
SKIP
SLEEP MODE
COMP
Q
Q
SET
CLR
S
R
OUT
-
-
+
SS
VCC
VCC
ON
12.5V Rising
QR
V
DEMAG
0.35V
V
OVP
3V
Demag
MAX
Frequency
clamp
GND
THERMAL
SHUTDOWN
2R
R
VSD
V
RST 5.0V
6.6K
Q
Q
SET
CLR
S
R
+
-
VCC
MIN
7.5V Falling
Q
Q
SET
CLR
D
PWM
LEB
+
-
Q
Q
SET
CLR
S
R
+
-
OVP
V
CS
0.5V
T
RESTART
I
QR
/100
I
QR
+
EN
EN
5V
tdlay
R
+
-
standby
standby
Auto Zero Comp
OLDT
OLDT
4 Counter
Q
Q
SET
CLR
S
R
OLDTS
OLDTS
9
VSD
2 60 10
OLDTS s
I
-
´ ´
=
VSDR
VCC
IVSD =
22uA
S
Over Load
Detection Timer
EN
LM5023
SNVS961D –APRIL 2013–REVISED JANUARY 2014 www.ti.com
FUNCTIONAL BLOCK DIAGRAM
6 Submit Documentation Feedback Copyright © 2013–2014, Texas Instruments Incorporated
Product Folder Links: LM5023