Datasheet

1
4
3
5
8
7
6
EP
SW
VIN
EN
COMP
VCC
FB
RT
GND
2
VCC
GND
RT
EN
COMP
FB
VIN
SW
1
4
3
2
8
5
7
6
LM5001 , LM5001-Q1
www.ti.com SNVS484G –JANUARY 2007–REVISED APRIL 2014
5 Pin Configuration and Functions
SOIC (D) 8 Pins
Top View
WSON (NGT) 8 Pins
Top View
Pin Functions
PIN
NAME TYPE DESCRIPTION
SOIC WSON
1 3 SW Switch pin The drain terminal of the internal power MOSFET.
2 4 VIN Input supply pin Nominal operating range: 3.1 V to 75 V.
VCC tracks VIN up to 6.9 V. Above VIN = 6.9 V, VCC is
regulated to 6.9 V. A 0.47-µF or greater ceramic decoupling
Bias regulator output, or input for external capacitor is required. An external voltage (7 V – 12 V) can
3 5 VCC
bias supply be applied to this pin which disables the internal VCC
regulator to reduce internal power dissipation and improve
converter efficiency.
Internal reference for the regulator control functions and the
4 6 GND Ground
power MOSFET current sense resistor connection.
The internal oscillator is set with a resistor, between this pin
and the GND pin. The recommended frequency range is 50
Oscillator frequency programming and KHz to 1.5 MHz. The RT pin can accept synchronization
5 7 RT
optional synchronization pulse input pulses from an external clock. A 100-pF capacitor is
recommended for coupling the synchronizing clock to the
RT pin.
This pin is connected to the inverting input of the internal
Feedback input from the regulated output
6 8 FB error amplifier. The 1.26-V reference is internally connected
voltage
to the non-inverting input of the error amplifier.
The loop compensation network should be connected
between the COMP pin and the FB pin. COMP pull-up is
Open drain output of the internal error
7 1 COMP provided by an internal 5-kΩ resistor which may be used to
amplifier
bias an opto-coupler transistor (while FB is grounded) for
isolated ground applications.
An external voltage divider can be used to set the line
Enable / Undervoltage Lock-Out / undervoltage lockout threshold. If the EN pin is left
8 2 EN
Shutdown input unconnected, a 6-µA pull-up current source pulls the EN pin
high to enable the regulator.
Exposed metal pad on the underside of the package with a
resistive connection to pin 6. It is recommended to connect
NA EP EP Exposed Pad, WSON only
this pad to the PC board ground plane in order to improve
heat dissipation.
Copyright © 2007–2014, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: LM5001 LM5001-Q1