Datasheet

LM48580
www.ti.com SNAS491A –FEBRUARY 2010–REVISED MAY 2013
Figure 3. YZR0012 Package View (Bumps Up)
PIN DESCRIPTIONS
Bump Name Description
A1 OUT+ Amplifier Non-Inverting Output
A2 SGND Amplifier Ground
A3 IN+ Amplifier Non-Inverting Input
B1 OUT- Amplifier Inverting Output
Gain Select:
GAIN = float: A
V
= 18dB
B2 GAIN
GAIN = GND: A
V
= 24dB
GAIN = V
DD
: A
V
= 30dB
B3 IN- Amplifier Inverting Input
C1 V
AMP
Amplifier Supply Voltage. Connect to V
BST
Active Low Shutdown. Drive SHDN low to disable device.
C2 SHDN
Connect SHDN to V
DD
for normal operation.
C3 V
DD
Power Supply
D1 V
BST
Boost Converter Output
D2 SW Boost Converter Switching Node
D3 PGND Boost Converter Ground
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
Copyright © 2010–2013, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: LM48580