Datasheet

$&¶97 SECONDARY 2
L/R SURROUND: ID = 10
[97 SECONDARY 1
DOCKING: ID = 01
$&¶97 SECONDARY 3
CENTER/LFE: ID = 11
[97 PRIMARY
MASTER: ID = 00
SYNC
SDATA_IN
RESET#
SDATA_OUT
BIT_CLK
ID1#
ID0#
SYNC
SDATA_IN
RESET#
SDATA_OUT
BIT_CLK
45
46
Slots 3 & 4
Line_Out_L
Line_Out_R
DV
DD
/NC
DV
DD
/NC
ID1#
ID0#
SYNC
SDATA_IN
RESET#
SDATA_OUT
BIT_CLK
45
46
Slots 3 & 4
Line_Out_L
Line_Out_R
DV
DD
/NC
ID1#
ID0#
SYNC
SDATA_IN
RESET#
SDATA_OUT
BIT_CLK
45
46
Slots 7 & 8
Line_Out_L
Line_Out_R
DV
DD
/NC
ID1#
ID0#
SYNC
SDATA_IN
RESET#
SDATA_OUT
BIT_CLK
45
46
Slots 6 & 9
Line_Out_R
[97
DIGITAL CONTROLLER
CIN
CIN
CIN
CIN
Line_Out_L
XTAL_IN
XTAL_OUT
OBSOLETE
LM4550
SNAS032F –SEPTEMBER 2001–REVISED APRIL 2013 www.ti.com
Figure 26. Multiple Codecs in a Chain
36 Submit Documentation Feedback Copyright © 2001–2013, Texas Instruments Incorporated
Product Folder Links: LM4550