Datasheet

DAC SAMPLE RATE
CONVERTER: 2Ch
ADC SAMPLE RATE
CONVERTER: 32h
6
6
6
MIC1
AUX
MIC2
R
E
C
O
R
D
S
EL
E
C
T
M
U
X
CD
VIDEO
LINE_IN
PHONE
PC_BEEP
LINE_OUT
HP_OUT
MONO_OUT
EAPD
RESET#
SDATA_OUT
SYNC
BIT_CLK
SDATA_IN
CIN
XTAL_OUT
XTAL_IN
ID0#
ID1#
*
*
*
*
6
MIX2
*
+
MIX1
STEREO SIGNAL PATH
MONO SIGNAL PATH
Gain Attenuation Mute
(Mute is default)
NN
Address of Analog Input Volume
Control Register
NN (HEX)
G A M
*
Asterisk denotes default
setting after Cold Reset
DIGITAL SIGNAL PATH
18
18
18
18
16
Control bit m in Register with
hexadecimal address NN
Dm, NNh
Control Register with
hexadecimal address NN
NNh
6'DAC
6'DAC
6'ADC
6'ADC
18h
*
GAIN: D6,0Eh
*0dB / 20dB
$&¶97
REGISTERS
CODEC
IDENTITY
SELECT
AC LINK INTERFACE
D13, 20h
NATIONAL
3D SOUND
GAIN
ATTEN
MUTE
1Ch
GAIN
MUTE
Atten Mute
MONO VOLUME:
06h
Atten Mute
HEADPHONE
VOLUME: 04h
Atten Mute
MASTER
VOLUME: 02h
G
A
M
0C
G
A
M
0A
A
M
0E
G
A
M
10
G
A
M
12
G
A
M
14
G
A
M
16
G
A
M
POWER SUPPLY
&
REFERENCES
MONO
MIX
MIX
STEREO MIX
STEREO
MIX 3D
POP
MS
OBSOLETE
LM4550
SNAS032F –SEPTEMBER 2001–REVISED APRIL 2013 www.ti.com
Block Diagram
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
2 Submit Documentation Feedback Copyright © 2001–2013, Texas Instruments Incorporated
Product Folder Links: LM4550