Datasheet

x 0.1
V
REF
= Percent_Error
V
ERROR
x 10
3
V
REF
= ppm
ERROR
V
ERROR
x 10
3
V
REF
2
n
= V
ERROR
LM4030
SNVS552B –MARCH 2008–REVISED APRIL 2013 www.ti.com
Bit error (1 bit) to voltage error (mV):
(5)
V
REF
is in volts (V), V
ERROR
is in milli-volts (mV), and n is the number of bits.
mV to ppm error in output voltage:
where
• V
REF
is in volts (V) and V
ERROR
is in milli-volts (mV) (6)
Voltage error (mV) to percentage error (percent):
where
• V
REF
is in volts (V) and V
ERROR
is in milli-volts (mV) (7)
PRINTED CIRCUIT BOARD and LAYOUT CONSIDERATIONS
The LM4030 has a very small change in reverse voltage with current (25ppm/mA typical) so large variations in
load current (up to 50mA) should not appreciably shift VREF. Parasitic resistance between the LM4030 and the
load introduces a voltage drop proportional to load current and should be minimized. The LM4030 should be
placed as close to the load it is driving as the layout will allow. The location of R
Z
is not important, but C
OUT
should be as close to the LM4030 as possible so added ESR does not degrade the transient performance.
12 Submit Documentation Feedback Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: LM4030