Datasheet

16171819202122232425262728293031
0123456789101112131415
PWM0CMPB, type R/W, offset 0x05C, reset 0x0000.0000 (see page 688)
CompB
PWM1CMPB, type R/W, offset 0x09C, reset 0x0000.0000 (see page 688)
CompB
PWM2CMPB, type R/W, offset 0x0DC, reset 0x0000.0000 (see page 688)
CompB
PWM0GENA, type R/W, offset 0x060, reset 0x0000.0000 (see page 689)
ActZeroActLoadActCmpAUActCmpADActCmpBUActCmpBD
PWM1GENA, type R/W, offset 0x0A0, reset 0x0000.0000 (see page 689)
ActZeroActLoadActCmpAUActCmpADActCmpBUActCmpBD
PWM2GENA, type R/W, offset 0x0E0, reset 0x0000.0000 (see page 689)
ActZeroActLoadActCmpAUActCmpADActCmpBUActCmpBD
PWM0GENB, type R/W, offset 0x064, reset 0x0000.0000 (see page 692)
ActZeroActLoadActCmpAUActCmpADActCmpBUActCmpBD
PWM1GENB, type R/W, offset 0x0A4, reset 0x0000.0000 (see page 692)
ActZeroActLoadActCmpAUActCmpADActCmpBUActCmpBD
PWM2GENB, type R/W, offset 0x0E4, reset 0x0000.0000 (see page 692)
ActZeroActLoadActCmpAUActCmpADActCmpBUActCmpBD
PWM0DBCTL, type R/W, offset 0x068, reset 0x0000.0000 (see page 695)
Enable
PWM1DBCTL, type R/W, offset 0x0A8, reset 0x0000.0000 (see page 695)
Enable
PWM2DBCTL, type R/W, offset 0x0E8, reset 0x0000.0000 (see page 695)
Enable
PWM0DBRISE, type R/W, offset 0x06C, reset 0x0000.0000 (see page 696)
RiseDelay
PWM1DBRISE, type R/W, offset 0x0AC, reset 0x0000.0000 (see page 696)
RiseDelay
PWM2DBRISE, type R/W, offset 0x0EC, reset 0x0000.0000 (see page 696)
RiseDelay
PWM0DBFALL, type R/W, offset 0x070, reset 0x0000.0000 (see page 697)
FallDelay
PWM1DBFALL, type R/W, offset 0x0B0, reset 0x0000.0000 (see page 697)
FallDelay
795June 18, 2012
Texas Instruments-Production Data
Stellaris
®
LM3S8962 Microcontroller
NRND: Not recommended for new designs.