Datasheet

EN
FLAG1
FLAG2
FLAG3
T
D1
T
D2
T
D4
T
D5
9 Clock
Cycles
9 Clock
Cycles
8 Clock
Cycles
TADJ
< 8 Clock
Cycles
8 Clock
Cycles
EN
FLAG1
FLAG2
FLAG3
T
D1
T
D4
9 Clock
Cycles
9 Clock
Cycles
< 8 Clock
Cycles
TADJ
LM3881
www.ti.com SNVS555C –JANUARY 2008–REVISED APRIL 2013
Figure 18. Incomplete Sequence Timing, INV Low
Copyright © 2008–2013, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Links: LM3881