Datasheet

V
OUT
TIME (4 Ps/DIV)
200 mA/DIV
I
L
V
SW
2V/DIV
20 mV/DIV
AC Coupled
V
IN
= 3.6V
V
OUT
= 1.5V
I
OUT
= 20 mA
V
OUT
TIME (200 ns/DIV)
200 mA/DIV
I
L
V
SW
2V/DIV
10 mV/DIV
AC Coupled
V
IN
= 3.6V
V
OUT
= 1.5V
I
OUT
= 400 mA
LM3671
LM3671Q
SNVS294Q –NOVEMBER 2004–REVISED NOVEMBER 2013 www.ti.com
Figure 39. Typical PWM Operation
Internal Synchronous Rectification
While in PWM mode, the LM3671 uses an internal NFET as a synchronous rectifier to reduce rectifier forward
voltage drop and associated power loss. Synchronous rectification provides a significant improvement in
efficiency whenever the output voltage is relatively low compared to the voltage drop across an ordinary rectifier
diode.
Current Limiting
A current limit feature allows the LM3671 to protect itself and external components during overload conditions.
PWM mode implements current limiting using an internal comparator that trips at 1020 mA (typ.). If the output is
shorted to ground the device enters a timed current limit mode where the NFET is turned on for a longer duration
until the inductor current falls below a low threshold. This allows the inductor current more time to decay, thereby
preventing runaway.
PFM Operation
At very light load, the converter enters PFM mode and operates with reduced switching frequency and supply
current to maintain high efficiency.
The part automatically transitions into PFM mode when either of two conditions occurs for a duration of 32 or
more clock cycles:
A. The NFET current reaches zero.
B. The peak PMOS switch current drops below the I
MODE
level, (Typically I
MODE
< 30 mA + V
IN
/42Ω ).
Figure 40. Typical PFM Operation
16 Submit Documentation Feedback Copyright © 2004–2013, Texas Instruments Incorporated
Product Folder Links: LM3671 LM3671Q