Datasheet

SO-8

www.ti.com

MOSFET Footprints

6 MOSFET Footprints

The LM3430 evaluation board has a footprint for a single MOSFET with an SO-8 package using the

industry standard pinout. (See Figure 5). This footprint can also accept newer MOSFET packages that are

compatible with SO-8 footprints.

Figure 5. SO-8 MOSFET Pinout

7 Permanent Components

The following components should remain the same for any new circuits evaluated on the LM3430

evaluation board.

Name Value

Cox, Cinx 0.1 µF

Cf 1 µF

Csns 1 nF

Rpd 10 kΩ

Rs1 100Ω

8 Additional Footprints

The 100 pF capacitor Csyc provides an AC input path for external clock synchronization. Detection of the

sync pulse requires a peak voltage level greater than 3.8V at the RT/SYNC pin. Note that the DC voltage

at RT/SYNC is approximately 2V to allow compatibility with 3.3V logic. The sync pulse width should be set

between 15 ns to 150 ns by the external components. The Rt resistor is always required, whether the

oscillator is free running or externally synchronized. Rt must be selected so that the free-running oscillator

frequency is below the lowest synchronization frequency.

SNVA187C–January 2007–Revised May 2013 AN-1529 LM3430 Evaluation Board

Submit Documentation Feedback