Datasheet

IS
PWM
Clock
nDIM
COMP
REFERENCE
CURRENT
LIMIT
CSH
HSN
HSP
EN
OVP
HYSTERESIS
S
R
Q
UVLO
DDRV
GATE
GND
OVP
OVLO
Regulator
Thermal
Limit
TLIM
OVLO
Standby
Dimming
Reset
Dominant
RT
820k
LEB
1.24V
6.9V LDO
(4.1V)
LEB
W = 240 ns
UVLO
HYSTERESIS
1.24V
V
CC
1.24V
V
CC
1.24V
0.245V
V
CC
V
CC
UVLO
V
IN
20 PA
20 PA
Oscillator
10 PA
90k
1.7k
100k100k
100k 100k
100k
100k
1.24V
10 PA
COMP
STANDBY
Artificial Ramp
V
S
TREF
TSENSE
TGAIN
SS
SLOPE
LM3424
SNVS603B –AUGUST 2009–REVISED OCTOBER 2009 www.ti.com
BLOCK DIAGRAM
12 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated
Product Folder Links: LM3424