Datasheet

A3
B3
C3
D3
A2
B2
C2
D2
A1
B1
C1
D1
A1
B1
C1
D1
A2
B2
C2
D2
A3
B3
C3
D3
TOP VIEW
(BUMPS FACE DOWN)
BOTTOM VIEW
(BUMPS FACE UP)
LM2757
SNVS536E –OCTOBER 2007–REVISED MAY 2013 www.ti.com
Connection Diagram
Figure 1. 12–Bump DSBGA Package, 0.4mm Pitch
Package Number YFQ0012
PIN DESCRIPTIONS
Pin # Name Description
A1 C2+ Flying Capacitor C2 Connection
A2 V
OUT
Regulated Output Voltage
A3 C1+ Flying Capacitor C1 Connection
B1 C1− Flying Capacitor C1 Connection
B2 V
IN
Input Voltage Connection
B3 V
IN
Input Voltage Connection
C1 GND Ground Connection
C2 GND Ground Connection
C3 C2− Flying Capacitor C2 Connection
D1 NC No Connect — Do not connect this pin to any node, voltage or GND. Must be left floating.
D2 M1 Mode select pin 1
D3 M0 Mode select pin 0
Mode Selection Definition
M0 M1 Output Voltage Mode
0 0 Device Shutdown, Output High Impedance
0 1 5.0V
1 0 4.5V
1 1 4.1V
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
2 Submit Documentation Feedback Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: LM2757