Datasheet

G
EA
= A
EA
x
s
2Sf
Z1
+ 1
s
2Sf
Z2
+ 1
s
2Sf
P1
+ 1
s
2Sf
P2
+ 1
s
100
1k 10k 100k 1M
FREQUENCY (Hz)
-150
-120
-90
-60
-30
0
PHASE (
o
)
100
1k 10k 100k 1M
FREQUENCY (Hz)
-60
-44
-28
-12
4
20
GAIN (dB)
LM2743
www.ti.com SNVS276G –APRIL 2004–REVISED MARCH 2013
Figure 36. Power Stage Gain and Phase
The double pole at 4.5 kHz causes the phase to drop to approximately -130° at around 10 kHz. The ESR zero, at
20.3 kHz, provides a +90° boost that prevents the phase from dropping to -180º. If this loop were left
uncompensated, the bandwidth would be approximately 10 kHz and the phase margin 53°. In theory, the loop
would be stable, but would suffer from poor DC regulation (due to the low DC gain) and would be slow to
respond to load transients (due to the low bandwidth.) In practice, the loop could easily become unstable due to
tolerances in the output inductor, capacitor, or changes in output current, or input voltage. Therefore, the loop is
compensated using the error amplifier and a few passive components.
For this example, a Type III, or three-pole-two-zero approach gives optimal bandwidth and phase.
In most voltage mode compensation schemes, including Type III, a single pole is placed at the origin to boost DC
gain as high as possible. Two zeroes f
Z1
and f
Z2
are placed at the double pole frequency to cancel the double
pole phase lag. Then, a pole, f
P1
is placed at the frequency of the ESR zero. A final pole f
P2
is placed at one-half
of the switching frequency. The gain of the error amplifier transfer function is selected to give the best bandwidth
possible without violating the Nyquist stability criteria. In practice, a good crossover point is one-fifth of the
switching frequency, or 60 kHz for this example. The generic equation for the error amplifier transfer function is:
In this equation the variable A
EA
is a ratio of the values of the capacitance and resistance of the compensation
components, arranged as shown in Figure 35. A
EA
is selected to provide the desired bandwidth. A starting value
of 80,000 for A
EA
should give a conservative bandwidth. Increasing the value will increase the bandwidth, but will
also decrease phase margin. Designs with 45° to 60° are usually best because they represent a good trade-off
between bandwidth and phase margin. In general, phase margin is lowest and gain highest (worst-case) for
maximum input voltage and minimum output current. One method to select A
EA
is to use an iterative process
beginning with these worst-case conditions.
Copyright © 2004–2013, Texas Instruments Incorporated Submit Documentation Feedback 23
Product Folder Links: LM2743