Datasheet

BG =
0.6V
50 PA
10 PA
OUTPUT CLAMP
HI: 3.25V
LO: 1.25V
3.25V
1.25V
SYNCHRONOUS
DRIVER LOGIC
10 Ps
DELAY
0.708V
tol.=+/-2%
0.42V
tol.=+/-2%
hyst.=12%
CLOCK &
RAMP
LOGIC
S
R
R>S
off
oc
UVLO
SD
FREQ
PGND SGND
FB
EAO
BOOT
HG
LG
ISEN
PWGD
SS
PGND
95 PA
oc
off
20 PA
EA
HIGH LOW
PWM
ILIM
3.05V
SS
CMP
V
CC
LM2742
www.ti.com SNVS266C –MARCH 2004–REVISED MARCH 2013
BLOCK DIAGRAM
Copyright © 2004–2013, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Links: LM2742