Datasheet
Table Of Contents
- FEATURES
- Applications
- DESCRIPTION
- Absolute Maximum Ratings
- Electrical Characteristics
- Typical Performance Characteristics
- Block Diagram
- Theory of Operation
- Application Hints
- SELECTING THE EXTERNAL CAPACITORS
- SELECTING THE OUTPUT CAPACITOR
- SELECTING THE INPUT CAPACITOR
- FEED-FORWARD COMPENSATION
- SELECTING DIODES
- LAYOUT HINTS
- SETTING THE OUTPUT VOLTAGE
- SWITCHING FREQUENCY
- DUTY CYCLE
- INDUCTANCE VALUE
- MAXIMUM SWITCH CURRENT
- CALCULATING LOAD CURRENT
- DESIGN PARAMETERS VSW AND ISW
- THERMAL CONSIDERATIONS
- MINIMUM INDUCTANCE
- INDUCTOR SUPPLIERS
- SHUTDOWN PIN OPERATION
- Application Hints
- Revision History

LM2733 ³<´
SW
FB
GND
V
IN
SHDN
U1
R3
51K
SHDN
GND
5 V
IN
C1
2.2PF
R2
13.3K
CF
82pF
D1
MBR0540
R1/309K
L1/10PH
C2
4.7PF
30V
OUT
110mA
(TYP)
LM2733
SNVS209E –NOVEMBER 2002–REVISED APRIL 2013
www.ti.com
Connection Diagram
Top View
Figure 1. 5-Lead SOT-23 Package
See Package Number DBV (R-PDSO-G5)
PIN DESCRIPTIONS
Pin Name Function
1 SW Drain of the internal FET switch.
2 GND Analog and power ground.
3 FB Feedback point that connects to external resistive divider.
4 SHDN Shutdown control input. Connect to V
IN
if this feature is not used.
5 V
IN
Analog and power input.
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
2 Submit Documentation Feedback Copyright © 2002–2013, Texas Instruments Incorporated
Product Folder Links: LM2733