Datasheet

BG =
0.6V
50PA
10PA
OUTPUT CLAMP
HI: 3.25V
LO: 1.25V
3.25V
1.25V
SYNCHRONOUS
DRIVER LOGIC
10Ps
DELAY
0.708V
tol.=+/-2%
0.42V
tol.=+/-2%
hyst.=12%
SHUT
DOWN
LATCH
CLOCK &
RAMP
LOGIC
S
R
R>S
off
oc
UVLO
SD
FREQ
Vcc PGND SGND
FB
EAO
BOOT
HG
LG
ISEN
PWGD
SS
PGND
95P$
oc
off off
20PA
EA
HIGH LOW
PWM
ILIM
3.05V
SS
CMP
LM2727, LM2737
www.ti.com SNVS205D –AUGUST 2002–REVISED MARCH 2013
Block Diagram
Copyright © 2002–2013, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Links: LM2727 LM2737