Datasheet

sleep
wake
0.6V
2.5 PA
+
-
0.9V
V clamp
+
-
+
-
SS
logic
+
-
TSD
VDD_low
ss end
blanking
qn
qn
fpwm
Sync and
bootstrap
control
fpwm
Sync
Sync
5 PA
VDD_low
EN
FB
SW
SW
FPWM
COMP
PGOOD
SS
AGND
SYNC
BOOT
VIN
VBIAS
VDD
AVIN
SD
+
-
+
-
+
-
Clock / Sync
BG
BG
+
I Sense
PWM
Comp
BG
IREF
TSD
FPWM / Sleep
Peak Current
Control
Sleep
Reset
EA
PG
0.92BG
+
-
Corrective
Ramp
PWM Control
Logic
+
-
+
-
Sleep
Set
LDO
UVLO
on
Switchover
control
VREG
sleep
EP
frequency
foldback
FREQ
soft start
on
SD
ff
ff
PGND
LM26003
SNVS576D –AUGUST 2008–REVISED MARCH 2013 www.ti.com
Block Diagram
8 Submit Documentation Feedback Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: LM26003