Datasheet

LM2599
www.ti.com
SNVS123C APRIL 1998REVISED APRIL 2013
LM2599-ADJ Electrical Characteristics
Specifications with standard type face are for T
J
= 25°C, and those with boldface type apply over full Operating
Temperature Range.
Symbol Parameter Conditions LM2599-ADJ Units
(Limits)
Typ Limit
(1) (2)
SYSTEM PARAMETERS
(3)
Test Circuit Figure 24
V
FB
Feedback Voltage 4.5V V
IN
40V, 0.2A I
LOAD
3A 1.230 V
V
OUT
programmed for 3V. Circuit of Figure 24. 1.193/1.180 V(min)
1.267/1.280 V(max)
η Efficiency V
IN
= 12V, V
OUT
= 3V, I
LOAD
= 3A 73 %
(1) Typical numbers are at 25°C and represent the most likely norm.
(2) All limits ensured at room temperature (standard type face) and at temperature extremes (bold type face). All room temperature limits
are 100% production tested. All limits at temperature extremes are specified via correlation using standard Statistical Quality Control
(SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).
(3) External components such as the catch diode, inductor, input and output capacitors can affect switching regulator system performance.
When the LM2599 is used as shown in the Figure 24 test circuit, system performance will be as shown in system parameters of
Electrical Characteristics section.
All Output Voltage Versions Electrical Characteristics
Specifications with standard type face are for T
J
= 25°C, and those with boldface type apply over full Operating
Temperature Range. Unless otherwise specified, V
IN
= 12V for the 3.3V, 5V, and Adjustable version and V
IN
= 24V for the
12V version. I
LOAD
= 500 mA
Symbol Parameter Conditions LM2599-XX Units
(Limits)
Typ Limit
(1) (2)
DEVICE PARAMETERS
I
b
Feedback Bias Current Adjustable Version Only, V
FB
= 1.3V 10 nA
50/100 nA (max)
f
O
Oscillator Frequency See
(3)
150 kHz
127/110 kHz(min)
173/173 kHz(max)
V
SAT
Saturation Voltage I
OUT
= 3A
(4) (5)
1.16 V
1.4/1.5 V(max)
DC Max Duty Cycle (ON) See
(5)
100 %
Min Duty Cycle (OFF) See
(6)
0
I
CL
Current Limit Peak Current,
(4) (5)
4.5 A
3.6/3.4 A(min)
6.9/7.5 A(max)
I
L
Output Leakage Current See
(4) (6) (7)
Output = 0V 50 μA(max)
Output = 1V 2 mA
30 mA(max)
I
Q
Operating Quiescent SD /SS Pin Open
(6)
5 mA
Current 10 mA(max)
(1) Typical numbers are at 25°C and represent the most likely norm.
(2) All limits ensured at room temperature (standard type face) and at temperature extremes (bold type face). All room temperature limits
are 100% production tested. All limits at temperature extremes are specified via correlation using standard Statistical Quality Control
(SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).
(3) The switching frequency is reduced when the second stage current limit is activated. The amount of reduction is determined by the
severity of current overload.
(4) No diode, inductor or capacitor connected to output pin.
(5) Feedback pin removed from output and connected to 0V to force the output transistor switch ON.
(6) Feedback pin removed from output and connected to 12V for the 3.3V, 5V, and the ADJ. version, and 15V for the 12V version, to force
the output transistor switch OFF.
(7) V
IN
= 40V.
Copyright © 1998–2013, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: LM2599