Datasheet

CSG
CS
LO
SW
R
G
DEMB
R
DEMB
R
G
R
S
x A =
g
m
x L
C
RAMP
, so
A x R
S
g
m
x L
C
RAMP
=
LM25116
www.ti.com
SNVS509D APRIL 2007REVISED FEBRUARY 2013
I
R
= 5 µA/V x (VIN - VOUT) + 25 µA (2)
Proper selection of the RAMP capacitor (C
RAMP
) depends upon the value of the output inductor (L) and the
current sense resistor (R
S
). For proper current emulation, the DC sample and hold value and the ramp amplitude
must have the same dependence on the load current. That is:
where
g
m
is the ramp generator transconductance (5 µA/V) and A is the current sense amplifier gain (10 V/V). The
ramp capacitor should be located very close to the device and connected directly to the pins of the IC (RAMP
and AGND). (3)
The difference between the average inductor current and the DC value of the sampled inductor current can
cause instability for certain operating conditions. This instability is known as sub-harmonic oscillation, which
occurs when the inductor ripple current does not return to its initial value by the start of next switching cycle.
Sub-harmonic oscillation is normally characterized by observing alternating wide and narrow pulses at the switch
node. Adding a fixed slope voltage ramp (slope compensation) to the current sense signal prevents this
oscillation. The 25 µA of offset current provided from the emulated current source adds the optimal slope
compensation to the ramp signal for a 5V output. For higher output voltages, additional slope compensation may
be required. In these applications, a resistor is added between RAMP and VCC to increase the ramp slope
compensation.
Figure 32. R
DS(ON)
Current Sensing without Diode Emulation
The DC current sample is obtained using the CS and CSG pins connected to either a source sense resistor (R
S
)
or the R
DS(ON)
of the low-side MOSFET. For R
DS(ON)
sensing, R
S
= R
DS(ON)
of the low-side MOSFET. In this case
it is sometimes helpful to adjust the current sense amplifier gain (A) to a lower value in order to obtain the
desired current limit. Adding external resistors R
G
in series with CS and CSG, the current sense amplifier gain A
becomes:
(4)
Current Limit
The LM25116 contains a current limit monitoring scheme to protect the circuit from possible over-current
conditions. When set correctly, the emulated current sense signal is proportional to the buck switch current with a
scale factor determined by the current limit sense resistor. The emulated ramp signal is applied to the current
limit comparator. If the emulated ramp signal exceeds 1.6V, the current cycle is terminated (cycle-by-cycle
current limiting). Since the ramp amplitude is proportional to V
IN
- V
OUT
, if V
OUT
is shorted, there is an immediate
reduction in duty cycle. To further protect the external switches during prolonged current limit conditions, an
internal counter counts clock pulses when in current limit. When the counter detects 256 consecutive clock
cycles, the regulator enters a low power dissipation hiccup mode of current limit. The regulator is shut down by
momentarily pulling UVLO low, and the soft-start capacitor discharged. The regulator is restarted with a full soft-
Copyright © 2007–2013, Texas Instruments Incorporated Submit Documentation Feedback 15
Product Folder Links: LM25116