Datasheet

LM25069
Power
Good
UVLO/EN
OVLO
PWR
GNDTIMER
PGD
OUT
SENSE GATE
R1
Q1
R
S
C
IN
V
SYS
R2
R3
R
PG
V
OUT
R
PWR
C
L
C
T
OUT
PWR
1M
Current Limit/
Power Limit
Control
Gate
Control
15 PA
PGD
UVLO/EN
VIN
POR
5.5 PA
Insertion
Timer
2.5 PA
Fault
Discharge
TIMER
GND
V
DS
Power
Limit
VIN
SENSE
Charge
Pump
LDO
Bias
50 mV
I
D
260 mA
GATE
Current
Limit
LM25069
OVLO
19.5V
2 mA
Circuit
Breaker
95 mV
80 PA
Fault
Discharge
20 PA
1.72V
1.0V
0.3V
Timer and Gate Logic Control
1.3V/
1.9V
20 PA
1.16V
1.17V
2.6V
20 PA
2 mA
End
Insertion
Time
LM25069
SNVS607E –FEBRUARY 2011–REVISED MARCH 2013 www.ti.com
Block Diagram
Figure 21. Basic Application Circuit
8 Submit Documentation Feedback Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LM25069