Datasheet

40 ms/DIV
GATE
VIN
UVLO = 2.9V
hyst = 0.2V
OVLO = 15.2V
hyst = 1.2V
5V/DIV
40 ms/DIV
PGOOD
VOUT
10.7V
5V/DIV
5V/DIV
VIN
10.25V
400 ms/DIV
TIMER
VIN
GATE
VOUT
RETRY PERIOD = 1.10s
10V/DIV
10V/DIV
10V/DIV
1V/DIV
1 ms/DIV
TIMER
ILOAD
GATE
VOUT
2.5A/DIV
10V/DIV
10V/DIV
1V/DIV
-60 -40 -20 0 20 40 60 80 100120140
2.70
2.71
2.72
2.73
2.74
2.75
VREF (V)
TEMPERATURE (°C)
100 ms/DIV
TIMER
VIN
GATE
VOUT
INSERTION DELAY = 140 ms
10V/DIV
10V/DIV
10V/DIV
1V/DIV
LM25066I, LM25066IA
www.ti.com SNVS824C –JUNE 2012–REVISED MARCH 2013
Typical Performance Characteristics (continued)
Unless otherwise specified the following conditions apply: T
J
= 25°C, V
IN
= 12V. All graphs show junction temperature.
Reference Voltage Startup (Insertion Delay)
Figure 19. Figure 20.
Startup (Short circuit V
OUT
) Startup (5A Load)
Figure 21. Figure 22.
Startup (UVLO, OVLO) Startup (PGOOD)
Figure 23. Figure 24.
Copyright © 2012–2013, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Links: LM25066I LM25066IA